Exploiting temporal locality for energy efficient memory management

Journal of Circuits, Systems and Computers

Volumn 17, Issue 5, 2008, Pages 929-941

  Seo, Euiseong ^a   Maeng, Seungryoul ^a   Lim, Donghyouk ^b   Lee, Joonwon ^c  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^c Sungkyunkwan University   (South Korea)

Author keywords

Memory management; Power aware computing; Scheduling

Indexed keywords

ENERGY DISSIPATION; ENERGY EFFICIENCY; SCHEDULING;

CACHE MISS; COMPUTING SYSTEMS; ENERGY LOSS; ENERGY SAVINGS; ENERGY-EFFICIENT; MEMORY BLOCKS; MEMORY MANAGEMENT; MEMORY SYSTEMS; POWER CONSUMERS; POWER STATE; POWER-AWARE COMPUTING; RESEARCH ACTIVITIES; SLEEP STATE; SOFTWARE-BASED; SPATIAL LOCALITIES; SPECIALIZED HARDWARES; TASK-SCHEDULING; TEMPORAL LOCALITIES;

CACHE MEMORY;

EID: 60849134571     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S021812660800468X     Document Type: Article

References (13)

1. M. A. Vireda and D. A. Wallach, Power evaluation of a handheld computer, IEEE Micro 23 (2003) 66-74.
2. P. Pillai and K. G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems, SOSP'01: Proc. Eighteenth ACM Syrup. Operating Systems Principles, ACM, New York, NY, USA (2001), pp. 89-102.
3. K. Flautner and T. Mudge, Vertigo: Automatic performance-setting for linux, SIGOPS Oper. Syst. Rev. 36 (2002) 105-116.
4. E. Seo, Y. Koo and J. Lee, Dynamic repartitioning of real-time schedule on a multicore processor for energy efficiency, Lect. Notes Comput. Sci. 4096 (2006) 69-78,
5. H. Huang, P. Pilai and K. G. Shin, Design and implementation of power-aware virtual memory, Proc. Usenix Annual Technical Conf. (2003).
6. Bochs, http://bochs.sourceforge.net/.
7. A. R. Lebeck, X. Fan, H. Zeng and C. Ellis, Power aware page allocation, ACM SIGOPS Oper. Syst. Rev. 34 (2000) 105-116.
8. V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan and M. J. Irwin, Scheduler-based drain energy management, Proc. Design and Automation Conf. (2003).
9. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 3rd edn. (Morgan Kaufmann Press, 2003).
10. M. Lee, E. Seo, J. Lee and J. Kim, PABC: Power-aware buffer cache management follow power consumption, IEEE Trans. Comput. 56 (2007) 488-501.
11. H. Huang, K. G. Shin, K. Rajamani, T. Keller, E. V. Hensbergen and F. Rawson, Cooperative software-hardware power management for main memory, Proc. 4th Workshop on Power-Aware Computing Systems (2004).
12. Standard Performance Evaluation Corporation, SPEC CPU2000 (2000), http://www.spec.org/cpu2000/.
13. J. Henning, SPEC CPU2000 memory footprint (2000), http://www.spec.org/ cpu2000/analysis/memory/.