A dual-level matching algorithm for 3-stage Clos-network packet switches

Proceedings - 11th Symposium on High Performance Interconnects, HOTI 2003

Volumn , Issue , 2003, Pages 38-43

  Chao, H Jonathan ^a   Liew, Soung Y ^a   Jing, Zhigang ^a  

^a POLYTECHNIC UNIVERSITY   (United States)

Author keywords

Chaos; Fabrics; Internet; Packet switching; Round robin; Routing; Scheduling algorithm; Switches; System performance; Traffic control

Indexed keywords

CHAOS THEORY; FABRICS; INTERNET; PACKET NETWORKS; PACKET SWITCHING; ROUTERS; SCHEDULING ALGORITHMS; SWITCHES; SWITCHING NETWORKS; TRAFFIC CONTROL;

3-STAGE CLOS NETWORK; LEVEL MATCHING; MATCHINGS; PACKET SCHEDULING; PORT-TO-PORT; ROUND ROBIN; ROUTING; SYSTEM PERFORMANCE;

ALGORITHMS;

EID: 60649096310     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CONECT.2003.1231475     Document Type: Conference Paper

References (9)

1. H. J. Chao, "Next Generation Routers," invited paper, Proceedings of the IEEE, vol. 90, no. 9, Sep. 2002, pp. 1518-1558.
2. T. T. Lee and C. H. Lam, "Path switching - A quasi-static routing scheme for large-scale ATM packet switches," IEEE J. Select. Areas Commun., vol. 15, pp. 914-924, June 1997.
3. K. Pun and M. Hamdi, "Distro: A Distributed Static Round-Robin Scheduling Algorithm for Bufferless Clos-Network Switches," IEEE GLOBECOM'2002, Taipei, Nov 17-21, 2002.
4. 3S)," IEEE INFOCOM'2003, San Francisco, April 1-3, 2003.
5. N. McKeown, "The iSLIP scheduling algorithm for input-queues switches," IEEE/ACM Trans. On Networking, pp. 188-200, April, 1999.
6. A. Bianco, et al., "Frame-based matching algorithms for input-queued switches," Workshop on High Performance Switching and Routing, Kobe, Japan, 26-29 May 2002
7. R. Cole, K. Ost, S. Schirra, "Edge-coloring bipartite multigraphs in O(E log D) time", Combinatorica 21 (2001), pp 5-12.
8. T. T. Lee and S. Y. Liew, "Parallel routing algorithms in Benes-Clos network," IEEE Trans. on Commun., vol. 50, no. 11, Nov. 2002, pp. 1841-1847.
9. M. Karol, and C-L. I, "Performance Analysis of a Growable Architecture for Broadband Packet (ATM) Switching," IEEE Trans. on Commun., vol. 40, no. 2, pp 431-439, Feb. 1992.