BiCMOS process integration and device optimization: Basic concepts and new trends

Electrical Engineering

Volumn 79, Issue 5, 1996, Pages 313-327

  Burghartz, J N ^a  

^a IBM RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 5844321297     PISSN: 09487921     EISSN: None     Source Type: Journal    
DOI: 10.1007/bf01235872     Document Type: Article

References (103)

1. Lin, H. C.; Ho, J. C.; Iyer, R. R.; Kwong, K.; CMOS-bipolar transistor structure. IEEE Trans. Elect. Dev. 6 (1969) 945-951
2. Dennard, R. H.; Geansslen, F. H.; Yu, H. N.; Rideout, V. L.; Bassous, E.: Design of ion-implanted MOS-FETs with very small physical dimensions. IEEE J. Sol. St. Circuits 9 (1974) 256-268
3. Tang, D. D.; Solomon, P. M.: Bipolar transistor design for optimized power-delay logic circuits. IEEE J. Sol. St. Circuits 14 (1979) 679-684
4. Liu, T. M.; Chin, G. M.; Jeon, D. J.; Morris, M. D.; Archer, V. D.; Kim, H. H.; Cerullo, M.; Lee, K. F.; Sung, J. M.; Lau, K.; Chu, T. Y.; Voshchenkov, A. M.; Swartz, R. G.: A half-micron super self-aligned BiCMOS Technology for high speed applications. Techn. Dig. IEDM (1992) 23-26
5. Sung, J. M.; Chiu, T. Y.; Lau, K.; Archer, V. D.; Razavi, B.; Swartz, R. G.; Erzeg, F. M.; Glick, J. T.; Hower, G. R. Krafty, S. A.; DaLuca, A. J.; Ling, M. P.; Moerschel, K. G.; Possanza, W. A.; Prozonic, M. A.; Long, T. P.; A high performance super self-aligned 3 V/5 V BiCMOS technology with extremely low parasitics for low-power mixed-signal applications. IEEE Trans. Elect. Dev. 42 (1995) 513-521
6. Alvarez, A. R.; Future Treads in BiCMOS technology. Microel. Eng. 15 (1991) 493-500
7. Fukushi, L.; Okajima, J.; Maki, Y.; Ishii, Y.; Nomura, O.; Toyoda, K.; Tamauchi, T.; Fukuma, H.: A 256 kb ECL RAM with redundancy. Dig. ISSCC (1988) 134-135
8. Odaka, M.; Nakamura, K.; Eno, K.; Ogiue, K.; Ikeda, T.; Hirao, M.; Higuchi, H.: A 512 kb/5 ns BiCMOS RAM with 1 kG/150ps logic gate array. Dig. ISSCC (1989) 28-29
9. 2 CMOS memory cells for ECL-CMOS SRAM applications. Proc. BCTM (1992) 23-26
10. Lau, C. K.; Lin, C.-H.; Packwood, D. L.: Sub-micron BiCMOS process design for manufacturing. Proc. BCTM (1992) 76-83
11. Johnson, E. D., Hook, T. B.; Bertsch, J. E.; Taur, Y.; Chen, C. L.; Shin, H. J.; Ramaswamy, S.; Edenfeld, A.; Alcorn, C.: A high-performance 0.5 μm BiCMOS technology with 3.3-V CMOS devices. Dig. Symp. VLSI Techn. (1990) 89-90
12. IBM Microelectronics: BiCMOS-4s + technology. Internet Information under http://www.chips.ibm.com/products/ams/tech/ Tquickref.html
13. Warnock, J.; Shahidi, G. G.; Davari, B.; Wu, B.; Taur, Y.; Wong, C.; Jenkins, K.; Chen, C. L.: BiCMOS technology with 60-GHz n-p-n bipolar and 0.25-μm CMOS. IEEE El. Dev. Lett. 13 (1992) 578-580
14. Shahidi, G. G.; Warnock, J.; Davari, B.; Wu, B.; Taur, Y.; Wong, C.; Chen, C. L.; Rodriguez, M.; Tang, D. D.; Jenkins, K.; McFarland, P.; Schulz, R.; Zicherman, D.; Coane, P.; Klaus, D.; Sun, J. Y.-C.; Polcari, M.; Ning, T.-H.: A high-performance BiCMOS technology using 0.25 μm CMOS and double poly 47 GHz bipolar. Dig. Symp. VLSI Tech. (1992) 28-29
15. Harame, D. L.; Crabbé, E. F.; Cressler, J. D.; Comfort, J. H.; Sun, J. Y.-C.; Stiffler, S. R.; Kobeda, E.; Burghartz, J. N.; Gilbert, M. M.; Malinowski, J. C.; Dally, A. J.; Ratanaphanyarat, S.; Saccamango, M. J.; Rausch, W.; Cotte, J.; Chu, C.; Stork, J. M. C.: A high-performance epitaxial SiGe-base ECL BiCMOS technology. Dig. IEDM (1992) 19-22
16. Nguyen-Ngoc, D.; Harame, D. L.; Malinowski, J. C.; Jeng, S. J.; Schoenenberg, K. T.; Gilbert, M. M.; Berg, G. D.; Wu, S.; Soyuer, M.; Tallman, K. A.; Stein, K. J.; Groves, R. A.; Subbanna, S.; Colavito, D. B.; Sunderland, D. A.; Meyerson, B.; A 200-mm SiGe-HBT BiCMOS technology for mixed signal applications. Proc. BCTM (1995) 82-92
17. Schũtz, J.; Bohr, M.: A high performance 0.35 μm 3.3 V BiCMOS technology optimized for product porting from 0.6 μm 3.3 V BiCMOS technology. Proc. BCTM (1995) 43-46
18. Honda, H.; Uga, K.; Ishida, M.; Ishigaki, J.; Takahashi, J.; Shiomi, T.; Ohbayashi, S.; Kohno, Y.: A high performance 0.6 μm BiCMOS SRAM technology with emitter-base self-aligned bipolar transistors and retrograde well for MOS transistors. Dig. Symp. VLSI Tech. (1992) 34-35
19. Ikeda, T.; Nakashima, T.; Kubo, S.; Jouba, H.; Yamawaki, M.: A high performance CBiCMOS with novel self-aligned vertical pnp transistors. Proc. BCTM (1994) 238-241
20. Hayden, J. D.; Taft, R. C.; Kenkare, P.; Mazuré. C.; Gunderson, C.; Nguyen, B.-Y.; Woo, M.; Lage, C.; Roman, B. J.; Radhakrishna, Kemp, K.; Kirsch, H.: A quadruple well, quadruple polysilicon BiCMOS process for fast 16 Mb SRAM's. IEEE Trans. Elect. Dev. 41 (1994) 2318-2325
21. Sun, S. W.; Tusi, P. G. Y.; Somero, B. M.; Klein, J.; Pintchowski, F.; Yeargain, J. R.; Pappert, B.: A 0.4-micron fully complementary BiCMOS technology for advanced logic and microprocessor applications. Dig. IEDM (1991) 85-88
22. Tsui, P. G. Y.; Gilbert, P. V.; Sun, S.-W.: A versatile half-micron complementary BiCMOS technology for microprocessor-besed smart power applications. IEEE Trans. Elect. Dev. 42 (1995) 564-570
23. Huang, W.-L. M.; Klein, K. M.; Grimaldi, M.; Racanelli, M.; Ramaswami, S.; Tsao, J.; Foerster, J.; Huang, B. J.-C.: TFSOI complementary BiCMOS technology for low power applications. IEEE Trans. Elect. Dev. 42 (1995) 506-511
24. Iranmanesh, A.; Ilderem, V.; Solheim, A.; Blair, C.; Lam, L.; Haas, F.; Leibiger, S.; Bouknight, L.; Lahri, R.; Biswal, M.; Bastani, B.: 0.6 μm single-poly advanced BiCMOS (ABiC IV) technology for ASIC applications. Dig. Symp. VLSI Tech. (1990) 87-88
25. Brassington, M. P.; El-Diwany, M.; Tuntasood, P.; Razook, R. R.: An advanced submicron BiCMOS technology for VLSI applications. Dig. Symp. VLSI Tech. (1989) 89-90
26. Yoshida, H.; Suzuki, H.; Kinoshita, Y.; Imai, K.; Akimoto, T.; Tokashiki, K.; Yamazaki, T.: Process integration technology for low process complexity BiCMOS using trench collector sink. Proc. BCTM (1994) 230-233
27. Suzuki, H.; Nishigori, T.; Yamazaki, T.; Nakamura, K.; Oguri, T.; Atsumo, T.; Takada, M.; Ikemoto, A.: A stacked emitter polysilicon (STEP) bipolar technology for 16Mb BiCMOS SRAM. Proc. BCTM (1992) 100-103
28. Takada, M.; Nakamura, K.; Yamazaki, T.: High speed submicron BiCMOS memory. IEEE Trans. Elect. Dev. 42 (1995) 497-504
29. Hadaway, R.; Kempf, P.; Schvan, P.; Rowlandson, M.; Ho, V.; Kolk, J.; Tait, B.; Sutherland, D.; Jolly, G.; Emesh, I.: A sub-micron BiCMOS technology for telecommunications. Microel. Eng. 15 (1991) 513-516
30. Hadaway, R.; Brown, T.; Harris, K.; Foucault, R.; BiCMOS technology for telecommunications. Proc. BCTM (1993) 159-166
31. Kuyuragi, H.; Konaka, S.; Kobayashi, T.; Deguchi, K.; Yamamoto, E.; Ohki, S.; Yamamoto, Y.: Deep subhalf-micron BiCMOS technology using synchroton X-ray lithography and its application to 58ps 2V CMOS gate array. Dig. Symp. VLSI Tech. (1992) 26-27
32. de long, J. L.; Lane, R.; van Schravedijk, B.; Conner, G.: Single polysilicon layer advanced super high-speed BiCMOS technology. Proc. BCTM (1989) 182-185
33. El-Diwany, M.; Brassington, M.; Razook, R.; v. Wijnen, P.; Akylas, V.: Low voltage performance of an advanced CMOS/BiCMOS technology featuring 18 GHz bipolar ft and sub-70ps CMOS gate delays. Dig. IEDM (1990) 489-492
34. Wang, C. H.; van der Velden, J.: A single-poly BiCMOS technology with 30 GHz bipolar ft. Proc. BCTM (1994) 234-237
35. Klose, H.; Meister, T.; Hoffmann, B.; Pfäffel, B.; Weger, P.; Maier, I.: Low cost and high performance BiCMOS process. Proc. BCTM (1989) 178-181
36. Klose, H.; Kerber, M.; Meister, T.; Ohnemus, M.; Köpl, R.; Weger, P.; Weng, J.: Process-optimization for sub-30ps BiCMOS technologies for mixed ECL/CMOS applications. Dig. IEDM (1991) 89-92
37. Klose, H.: BiCMOS - the technology for integrating systems onto one silicon IC. Microel. Eng. 15 (1991) 501-512
38. Yuzuriha, T.; Yamaguchi, T.; Lee, J.: Submicron bipolar-CMOS technology using 16 GHz ft double poly-si bipolar devices. Dig. IEDM (1988) 748-751
39. Arndt, J.; Conze, P.: A 0.8 μm BiCMOS technology for mixed analog-digital applications with complementary bipolar transistors. Microel. Eng. 19 (1992) 551-554
40. Havemann, R. H.; Eklund, R. E.; Haken, R. H.; Scott, D. B.; Tran, H. V.; Fung, P. K.; Ham, T. E.; Favreau, D. P.; Virkus, R. L.: An 0.8 μm 256 k BiCMOS SRAM technology. Dig. IEDM 1987 841-843
41. van Tran, H.; Scott, D. B.; Fung, P. K.; Havemann, R. H.; Eklund, R. H.; Ham, T. E.; Haken, R. H.; Shah, A. H.; A 8-ns 256 k ECL SRAM with CMOS memory array and battery backup capability. IEEE J. Sol. St. Circuits 23 (1988) 1041-1046
42. Eklund, R.; Chapman, R.; Wei, C.; Blanton, C.; Holloway, T.; Rodder, M.; Graham, J.; Terezawa, H.; Rao, V.; Tran, H.; Suzuki, T.; Havemann, R.; Sundaresan, R.; Scott, D.; Haken, R.: A 0.5 μm BiCMOS technology for logic and 4Mbit-Class SRAMs. Dig. IEDM (1989) 425-428
43. Momose, H.; Shibata, H.; Mitsutani, Y.; Kanzaki, K.; Kohyama, S.: High performance 1.0 μm n-well CMOS/bipolar technology. Dig. Symp. VLSI Tech. (1983) 40-41
44. Maeda, T.; Gojohbori, H.; Inoue, K.; Ishimaru, K.; Suzuki, A.; Kato, H.; Kakumu, M.: High performance BiCMOS technology design for sub-10ns 4Mbit BiCMOS SRAM with 3.3V opration. Dig. Symp. VLSI Tech. (1992) 32-33
45. Havemann, R. H.; Eklund, R. H.: Process integration issues for submicron BiCMOS technology. J. Sol. St. Techn. 35 (1992) 71-76
46. Srinivasan, G. R.: Autodoping effects in silicon epitaxy. J. Electrochem. Soc. 127 (1980) 1334-1342
47. Li, G. P.; Chuang, C. T.; Chen, T. C.; Ning, T. H.: On the narrow-emitter effect of advanced shallow-profile bipolar transistors. IEEE Trans. Elect. Dev. 35 (1988) 1942-1950
48. Washio, K.; Nakazato, K.; Nakamura, T.: Structural dependence on device characteristics for sidewall base contact structure transistor. Elect. and Comm. in Japan 73 (1990) 81-90
49. Chuang, C. T.; Tang, D. D.; Li, G. P.; Hackbarth, E.: On the punchthrough characteristics of advanced self-aligned bipolar transistors. IEEE Trans. Elect. Dev. 34 (1987) 1519-1524
50. Miura-Mattausch, M.; Rüstig, J.; Kircher, R.: Dependence of the current gain B on spacer geometry and emitter size in polysilicon self-aligned bipolar transistors. Sol. St. Elect. 33 (1990) 325-331
51. Parillo, L. C.: Process and device characterization for micron and submicron CMOS technology. Dig. IEDM (1985) 398-402
52. Ogura, S.; Codella, C. F.; Rovedo, N.; Shepard, J. F.; Riseman, J.: A hall-micron MOS-FET using double-implanted LDD. Dig. IEDM (1982) 718-721
53. Chen, J.; Chan, T. Y.; Chen, I. C.; Ko, P. K.; Hu, C.: Subbreakdown drain leakage current in MOSFET. IEEE El. Dev. Lett. 8 (1987) 515-517
54. Davari, B.; Koburger, C. W.; Schulz, R.; Warnock, J. D.; Furukawa, T.; Jost, M.; Taur, Y.; Schwittek, W. G.; DeBrosse, J. K.; Kerbaugh, M. L.; Mauer, J. L.: A new planarization technique, using a combination of RIE and chemical mechanical Polish (CMP). Dig. IEDM (1989) 61-64
55. Lau, C. K.; See, Y. C.; Scott, D. B.; Bridges, J. M.; Perna, S. M.; Davies, R. D.: Titanium disilicide self-aligned source/drain + gate technology. Dig. IEDM (1982) 11-16
56. Nakamura, T.; Onai, T.; Homma, N.; Shiba, T.; Tamaki, Y.: Ultra-small high-speed bipolar transistor with sidewall suicide contact. Proc. BCTM (1991) 11-16
57. Warnock, J. D.: Silicon bipolar device structures for digital applications: technology trends and future directions. IEEE Trans. Elect. Dev. 42 (1995) 377-389
58. Ning, T. H.; Isaac, R. D.; Solomon, P. M.; Tang, D. D.; Yu, H. N.; Feth, G. C.; Wiedmann, S. K.: Self-aligned bipolar transistors for high-performance and low-power-delay VLSI. IEEE Trans. Elect. Dev. 28 (1981) 1010-1013
59. Burghartz, J. N.; Sedgwick, T. O.; Grützmacher, D. A.; Nguyen-Ngoc, D.; Jenkins, K. A.: APCVD-grown self-aligned SiGe-base HBTs. Proc. BCTM (1993) 55-62
60. Burghartz, J. N.; Mader, S. R.; Ginsberg, B. J.; Meyerson, B. S.; Stork, J. M. C.; Stanis, C. L.; Sun, J. Y. C.; Polcari, M. R.: Self-aligned bipolar epitaxial base n-p-n transistors by selective emitter window (SEBV) technology. IEEE Trans. Elect Dev. 38 (1991) 378-385
61. Roulston, D. J.: Bipolar semiconductor devices. New York: McGraw-Hill 1990
62. Burghartz, J. N.; Comfort, J. H.; Patton, G. L.; Cressler, J. D.; Meyerson, B. S.; Stork, J. M. C.; Sun, J. Y.-C.; Scilla, G.; Warnock, J.; Ginsberg, B. J.; Jenkins, K.; Toh, K.-Y.; Harame, D. L.; Mader, S, R.: Sub-30ps ECL circuits using high-ft Si or SiGe epitaxial base SEEW transistors. Dig. IEDM (1990) 297-300
63. Stork, J. M. C.; Isaac, R. D.: Tunneling in base-emitter junctions. IEEE Trans. Elect. Dev. 30 (1983) 1527-1534
64. Li, G. P.; Hackbarth, E.; Chen, T.-C.: Identification and implication of a perimeter tunneling current in advanced self-aligned bipolar transistors. IEEE Trans. Elect Dev. 35 (1988) 89-95
65. Alvarez, A. R.: BiCMOS technology and applications. Boston: Kluwer Academic Publishers 1989
66. Burghartz, J. N.; Cressler, J. D.; Stanis, K. A.; Sun, J. Y.-C.; Stock, J. M. C.; Comfort, J. H.; Brunner, T. A.; Stanis, C. L.: Device design issues for a high-performance bipolar technology with Si or SiGe epitaxial base. Microel. Eng. 15 (1991) 11-14
67. Crabbé, E. F.; Meyerson, B. S.; Stork, J. M. C.; Harame, D. L.: Vertical profile optimization of very high frequency epitaxial Si-or SiGe-base bipolar transistor. Dig. IEDM (1993) 83-86
68. Uchino, T.; Shiba, T.; Kikuchi, T.; Tamaki, Y.; Watanbe, A.; Kiyota, Y.; Honda, M.: 15-ps ECL/74-GHz ft Si bipolar technology. Dig. IEDM (1993) 67-70
69. Burghartz, J. N.; Megdanis, A. C.; Cressler, J. D.; Sun, J. Y.-C.; Stanis, C. L.; Comfort, J. H.; Jenkins, K. A.; Cardone, F.: Novel in-situ doped polysilicon emitter process with buride diffusion source (BDS). IEEE El. Dev. Lett. 12 (1991) 679-681
70. Burghartz, J. N.; Sun, J. Y.-C.; Stains, C. L.; Mader, S. R.; Warnock, J. D.: Identification of perimeter depletion and emitter plug effects in deep-submicrometer shallow-junction polysilicon emitter bipolar transistors. IEEE Trans. Elect. Dev. 39 (1992) 1477-1489
71. Masuhara, T.; Minato, O.; Sasaki, Y.; Kubo, M.; Yasui, T.: A high-speed, low-power Bi-CMOS 4k static RAM. Dig. ISSCC (1978) 110-111
72. Havemann, R. H.; Eklund, R. H.: Process integration issues for submicron BiCMOS technology. J. Sol. St. Tech. 35 (1992) 71-76
73. Higashitani, K.; Kuroi, T.; Suda, K.; Hatanaka, M.; Nagao, S.; Tsubouichi, N.: Submicron CBiCMOS technology with new well and buried layer formed by multiple energy ion implantation. Proc. CICC (1991) 18.4.1-18.4.4
74. Andrei, A.; Contiero, C.; Galbiati, P.: Multipower BCD 250V: A versatile technology to realize high performance PICs. Proc. ESSDERC (1987) 33-36
75. Witters, J. S.: A modular BiCMOS technology including 85V DMOS devices for analog/digital AIC applications. Microel. Eng. 19 (1992) 555-560
76. Higashitani, K.; Honda, H.; Ueda, K.; Hatanaka, M.; Nagao, S.: A novel CBiCMOS technology by DIIP process. Dig. Symp. VLSI Tech. (1990) 77-78
77. Kobayashi, Y.; Yamaguchi, C.; Amemiya, Y.; Sakai, T.: High performance LSI process technology: SST-CBiCMOS. Dig. IEDM (1988) 760-763
78. Rovedo, N.; Ogura, S.; Acocella, J.; Barnes, K.; Dally, A.; Yanagisawa, T.; Ng, C.; Burkhardt, J.; Valsamakis, E.; Hamers, J.; Buti, T.; Richwine, C: Process designed for merged complementary BiCMOS. Dig. IEDM (1990) 485-488
79. Higashitani, K.; Kuroi, T.; Suda, K.; Hatanaka, M.; Nagao, S.; Tsubouchi, N.: Submicron CBiCMOS technology with new well and buried layer formed by multiple energy ion implantation. Proc. CICC (1991) 18.4.1-18.4.4
80. Warnock, J.; Lu, P.-F.; Chen, T.-C.; Toh, K.-Y.; Cressler, J. D.; Jenkins, K. A.; Tang, D. D.; Burghartz, J. N.; Sun, J. Y.-C.; Chuang, C. T.; Li, G. P.; Ninh, T. H.: A 27 GHz 20 ps pnp technology. Dig. IEDM (1989) 903-905
81. Cressler, J. D.; Warnock, J.; Harame, D. L.; Burghartz, J. N.; Jenkins, K. A.; Chuang, C. T.: A high-speed complementary silicon bipolar technology with 12-fJ power-delay poduct IEEE El. Dev. Lett. 14 (1993) 523-526
82. Warnock, J.; Cressler, J. D.; Burghartz, J.; Harame, D.; Jenkins, K.; Chuang, C. T.: High performance complementary bipolar technology. Dig. IEDM (1993) 75-76
83. Onai, T.; Ohue, E.; Idei, Y.; Tanabe, M.; Shimamoto, H.; Washio, K.; Nakamura, T.: An npn 30 GHz, pnp 32 GHz ft complementary bipolar technology. Dig. IEDM (1993) 63-66
84. Harame, D. L.; Meyerson, B. S.; Crabbé, E. F.; Stains, C. L.; Cotte, J. M.; Stork, J. M. C.; Megdanis, A. C.; Patton, G. L.; Stiffler, S. R.; Johnson, J. B.; Warnock, J. D.; Comfort, J. H.; Sun, J. Y.-C.: 55 GHz polysilicon emitter graded SiGe-base pnp transistors. Dig. Symp. VLSI Tech. (1992) 71-72
85. Parke, S.; Assaderaghi, F.; Chen, J.; King, J.; Hu, C.; Ko, P. K.: A versatile SOI BiCMOS technology with complementary lateral BITs. Dig. IEDM (1992) 453-456
86. Burghartz, J. N.; McIntosh, R. C.; Stanis, C. L.: A low-capacitance bipolar/BiCMOS isolation technology, part I - concept, fabrication process, and characterization. IEEE Trans. Elect. Dev. 41 (1994) 1379-1387
87. Shahidi, G.; Davari, B.; Taur, Y.; Warnock, J.; Wordeman, M. R.; McFarland, P.; Mader, S. R.; Rodriguez, M.; Assenza, R.; Bronner, G.; Ginsberg, B.; Lii, T.; Polcari, M.; Ning, T. H.: Fabrication of CMOS on ultra-thin SOI obtained by expitaxial lateral over growth and chemical-mechanical polishing. Dig. IEDM (1990) 587-590
88. Burghartz, J. N.; Cressler, J. D.; Warnock, J.; McIntosh, R. C.; Jenkins, K. A.; Sun, J. Y.-C.; Comfort, J. H.; Stork, J. M. C.; Stanis, C. L.; Danner, D. D.: Partial-SOI isolation structure for reduced bipolar transistor parasitics. IEEE EI. Dev. Lett. 13 (1992) 424-426
89. Burghartz, J. N.; Cifuentes, A. O.; Warnock, J. D.: A low-capacitance bipolar/BiCMOS isolation technology, part II - circuit performance and device self-heating. IEEE Trans. Elect. Dev. 41 (1994) 1388-1395
90. Burghartz, J. N.; Sun, J. Y.-C.; Warnock, J. D.: SOI bipolar structure and the fabrication process for same. IBM Tech. Discl. Bull. 35 (1992) 10-13
91. Bshir, R.; Venkatesan, S.; Neudeck, G. W.: A novel three dimensional BiCMOS process using epitaxial lateral overgrowth of silicon. Proc. CICC (1991) 18.2.1-18.2.4
92. Weyers, J.; Vogt, J.: A 50 V smart power process with dielectric isolation by SIMOX. Dig. IEDM (1992) 225-228
93. Abidi, A. A.: Low-power radiofrequency ICs for portable communications. IEEE Proc. 83 (1995) 544-569
94. Ashby, K. B.; Finley, W. C.; Bastek, J. J.; Moinian, S.: High Q inductors for wireless applications in a complementary silicon bipolar process. Proc. BCTM (1994) 179-182
95. Lovelace, D.; Camillieri, N.; Kannell, G.: Silicon MMIC inductor modeling for high volume, low cost applications. Microwave J. 37 (1994) 60-71
96. Chang, J. Y.-C.; Abidi, A. A.; Gatan, M.: Large suspended inductors on silicon and their use in a 2-μm CMOS rf amplifier. IEEE EI. Dev. Lett. 14 (1993) 246-248
97. Arnold, R. G.; Pedder, D. J.: Microwave characterization of microstrip lines and spiral inductors in MCM-D technology. IEEE Trans. Comp. Hybr. Manuf. Tech. 15 (1992) 1038-1045
98. Soyuer, M.; Burghartz, J. N.; Jenkins, K. A.; Ponnapalli, S.; Ewen, J. F.; Pence, W. E.: Multi-level monolithic inductors in silicon technology. Elect. Lett. 31 (1995) 359-360
99. Burghartz, J. N.; Soyuer, M.; Jenkins, K. A.: Microwave inductors and capacitors in standard multi-level interconnect silicon technology. IEEE Trans. Microw. Theory Tech. 44 (1996) 100-104.
100. Burghartz, J. N.; Soyuer, M.; Jenkins, K. A.; Kwark, Y. H.; Ponnapalli, S.; Ewen J. F.; Pence, W. E.: Opportunities for standard silicon technology in rfµwave applications. Proc. ESSDERC (1995) 363-366
101. Burghartz, J. N.; Soyuer, M.; Jenkins, K. A.; Hulvey, M. D.: High-Q inductors in multi-level silicon interconnect technology and its application to a 100 mW/675MHz power amplifier. Dig. IEDM (1995) 1015-1017
102. Soyuer, M., Jenkins, K. A.; Burghartz, J. N.; Hulvey, M. D.: A 3V 4 GHz NMOS voltage-controlled oscillator with integrated resonator. Dig. ISSCC (1996) 394-395
103. Long, J. R.; Copeland, M. A.; Schvan, P.; Hadaway, R. A.: A low-voltage silicon biopola rf front end for PCN receiver applications. Dig. ISSCC (1995) 140-141