Application scenarios in streaming-oriented embedded-system design

IEEE Design and Test of Computers

Volumn 25, Issue 6, 2008, Pages 581-589

  Gheorghita, Stefan Valentin ^a   Basten, Twan ^b   Corporaal, Henk ^b  

^a GOOGLE   (Switzerland)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Digital audio broadcasting; Embedded system; Optimization; Program processors; Real time systems; Runtime; Trajectory

Indexed keywords

APPLICATIONS; AUDIO SYSTEMS; BROADCASTING; DECODING; DESIGN; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS; INTERACTIVE COMPUTER SYSTEMS; OPTIMIZATION; PROGRAM PROCESSORS; RADIO BROADCASTING;

APPLICATION SCENARIOS; DESIGN METHODS; DIGITAL AUDIO BROADCASTING; DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY CONSUMPTIONS; MARKET REQUIREMENTS; OPERATION MODES; OVERALL DESIGNS; RUNTIME; SINGLE PROCESSORS; STREAMING APPLICATIONS; STRINGENT SYSTEMS; SYSTEM APPLICATIONS; SYSTEM DESIGNS;

REAL TIME SYSTEMS;

EID: 57949095480     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2008.158     Document Type: Article

References (12)

1. J.M. Carroll, ed., Scenario-Based Design: Envisioning Work and Technology in System Development, John Wiley & Sons, 1995.
2. P. Yang et al., "Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems," Proc. 15th Int'l Symp. System Synthesis (ISSS 02), ACM Press, 2002, pp. 112-119.
3. S.V. Gheorghita, T. Basten, and H. Corporaal, "Intra-task Scenario-Aware Voltage Scheduling," Proc. Int'l Conf. Compilers, Architecture and Synthesis for Embedded Systems (CASES 05), ACM Press, 2005, pp. 177-184.
4. R. Sasanka, C.J. Hughes, and S.V. Adve, "Joint Local and Global Hardware Adaptations for Energy," ACM SIGARCH Computer Architecture News, vol. 30, no. 5, Dec. 2002, pp. 144-155.
5. D.G. Sachs, S.V. Adve, and D.L. Jones, "Cross-Layer Adaptive Video Coding to Reduce Energy on General-Purpose Processors," Proc. IEEE Int'l Conf. Image Processing (ICIP 03), IEEE CS Press, 2003, pp. 109-112.
6. M. Palkovic, H. Corporaal, and F. Catthoor, "Global Memory Optimisation for Embedded Systems Allowed by Code Duplication," Proc. Workshop Software and Compilers for Embedded Systems (SCOPES 05), ACM Press, 2005, pp. 72-79.
7. S. Lee, S. Yoo, and K. Choi, "An Intra-task Dynamic Voltage Scaling Method for SoC Design with Hierarchical FSM and Synchronous Dataflow Model," Proc. Int'l Symp. Low Power Electronics and Design (ILSPED 02), IEEE Press, 2002, pp. 84-87.
8. S. Murali et al., "A Methodology for Mapping Multiple Use-Cases Onto Networks on Chips," Proc. Design, Automation and Test in Europe Conf. (DATE 06), IEEE CS Press, 2006, pp. 1-6.
9. S. Mamagkakis, D. Soudris, and F. Catthoor, "Middleware Design Optimization of Wireless Protocols Based on the Exploitation of Dynamic Input Patterns," Proc. Design, Automation and Test in Europe Conf. (DATE 07), IEEE CS Press, 2007, pp. 118-123.
10. G. Contreras et al., "XTREM: A Power Simulator for the Intel XScale Core," ACM Sigplan Notices, vol. 39, no. 7, July 2004, pp. 115-125.
11. S.V. Gheorghita et al., "Automatic Scenario Detection for Improved WCET Estimation," Proc. 42nd Design Automation Conf. (DAC 05) ACM Press, 2005, pp. 101-104.
12. S.V. Gheorghita, T. Basten, and H. Corporaal, "Scenario Selection and Prediction for DVS-Aware Scheduling," J. Signal Processing Systems vol. 50, no. 2, Feb. 2008, pp. 137-161.