Pure logic CMOS based embedded non-volatile random access memory for low power RFID application

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2008, Pages 197-200

  Pan, Liyang ^a,b   Luo, Xian ^a   Yan, Yaru ^a   Ma, Jirong ^a   Wu, Dong ^a,b   Xu, Jun ^a,b  

^a TSINGHUA UNIVERSITY   (China)

^b TSINGHUA NATIONAL LABORATORY FOR INFORMATION SCIENCE AND TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS; NETWORK ARCHITECTURE;

ARRAY ARCHITECTURES; CMOS PROCESSES; HIGH VOLTAGE SOLUTIONS; LOW POWERS; POWER CONSUMPTIONS; RANDOM ACCESSES; RFID APPLICATIONS; STANDARD LOGICS; WRITE OPERATIONS;

RANDOM ACCESS STORAGE;

EID: 57849151645     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2008.4672057     Document Type: Conference Paper

References (5)

1. Ohsaki K., Asamoto N., Takagaki S., "A single poly EEPROM cell structure for use in standard CMOS processes," IEEE Journal of Solid-State Circuits, Vol. 29, Iss. 3, pp.311-316, 1994
2. Raszka J., Advani M., Tiwari V., Varisco L., Hacobian N.D., Mittal A., et al., "Embedded flash memory for security applications in a 0.13μm CMOS logic process," Digest of Technical Papers of International Solid-State Circuit Conference, Vol. 1, pp.46-512, 2004
3. http://www.impinj.com/ip/aeon-mtp.aspx?ekmensel=c580fa7b-22-0-1076-2
4. Dickson J F., "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE Journal of Solid-State Circuits, Vol.11, Iss. 3, pp. 374-378, 1976.
5. Park Jin-Young, Chung Yeonbae, "A low-voltage charge pump circuit with high pumping efficiency in standard CMOS logic process," Electron Devices and Solid-State Circuits, pp.317-320, 2007.