MPADS: Memory-Pooling-Assisted data splitting

International Symposium on Memory Management, ISMM

Volumn , Issue , 2008, Pages 101-110

  Curial, Stephen ^a   Zhao, Peng ^b   Amaral, José Nelson ^c   Gao, Yaoqing ^d   Cui, Shimin ^d   Silvera, Raul ^d   Archambault, Roch ^d  

^a Xymbiant Systems Inc

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF ALBERTA   (Canada)

^d IBM TORONTO LAB   (Canada)

Author keywords

Allocation strategies; Memory management; Memory pooling

Indexed keywords

ALLOCATION STRATEGIES; CACHE UTILIZATIONS; DATA ALLOCATIONS; DATA SPLITTING; MEMORY BANDWIDTHS; MEMORY MANAGEMENT; MEMORY POOLING; MULTICORE PROCESSORS; POINTER ANALYSES; POWER ARCHITECTURES; PREFETCH; PREFETCH ENGINES; PREFETCHING; TYPE SAFETIES;

ARCHITECTURAL DESIGN; CODES (SYMBOLS); COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATA STRUCTURES; FILE ORGANIZATION; PROGRAM COMPILERS;

CACHE MEMORY;

EID: 57349151501     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1375634.1375649     Document Type: Conference Paper

References (25)

1. T. M. Chilimbi, B. Davidson, and J. R. Larus. Cache-conscious structure definition. In PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming Language Design and Implementation, pages 13-24, New York, NY, USA, 1999. ACM Press.
2. T. M. Chilimbi, M. D. Hill, and J. R. Larus. Cache-conscious structure layout. In PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming Language Design and Implementation, pages 1-12, New York, NY, USA, 1999. ACM Press.
3. S. Curial. Safe automatic data splitting for linked data structures. Master's thesis, University of Alberta, 2007.
4. C. Ding and K. Kennedy. Improving cache performance in dynamic applications through data and computation reorganization at run time. In PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, pages 229-241, New York, NY, USA, 1999. ACM Press.
5. Jack Huynh. The AMD AthlonTM MP Processor. AMD White Paper, May 2003. http://www.cpuplanet.com/img/pdf/athIon-mp51212.pdf.
6. J. Jeon, K. Shin, and H. Han. Layout transformations for heap objects using static access patterns. In Compiler Construction, pages 187- 201, March 2007.
7. M. Kandemir and I. Kadayif. Compiler-directed selection of dynamic memory layouts. In CODES '01: Proceedings of the ninth international symposium on Hardware/software codesign, pages 219-224, New York, NY, USA, 2001. ACM Press.
8. C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO'04). Palo Alto, California, Mar 2004.
9. C. Lattner and V. Adve. Automatic pool allocation: improving performance by controlling data structure layout in the heap. In PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pages 129-142, New York, NY, USA, 2005. ACM Press.
10. C. Lattner and V. S. Adve. Transparent pointer compression for linked data structures. In MSP '05: Proceedings of the 2005 workshop on Memory system performance, pages 24-35, New York, NY, USA, 2005. ACM Press.
11. Chris Lattner and Vikram Adve. Data structure analysis: A fast and scalable context-sensitive heap analysis. Tech. Report UIUCDCS-R-2003-2340, Computer Science Dept., Univ. of Illinois at Urbana-Champaign, Apr 2003.
12. Patrick Meredith, Balpreet Pankaj, Swarup Sahoo, Chris Lattner, and Vikram Adve. How successful is data structure analysis in isolating and analyzing linked data structures? Tech. Report UIUCDCS-R-2005-2658, Computer Science Dept., Univ. of Illinois at Urbana-Champaign, Nov 2005.
13. Sun Microsystems. UltraSPARCHI User's Manual, 2004.
14. E. Petrank and D. Rawitz. The hardness of cache conscious data placement. In POPL, pages 275 - 307, Portland, OR, USA, January 2002.
15. R. M. Rabbah and K. V. Palem. Data remapping for design space optimization of embedded memory systems. ACM Transactions on Embedded Computing Systems, 2(2): 1-32, May 2003.
16. A. Rogers, M. C. Carlisle, J. H. Reppy, and L. J. Hendren. Supporting dynamic data structures on distributed-memory machines. ACM Trans. Program. Lang. Syst., 17(2):233-263, 1995.
17. K. Shin, J. Kim, S. Kim, and H. Han. Restructuring field layouts for embedded memory systems. In DATE '06: Proceedings of the conference on Design, automation and test in Europe, pages 937- 942, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association.
18. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. POWERS system microarchitecture. IBM Journal of Research and Development, 49(4/5), 2005.
19. B. Steensgaard. Points-to analysis in almost linear time. In POPL '96: Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 32-44, New York, NY, USA, 1996. ACM Press.
20. D. N. Truong, F. Bodin, and A. Seznec. Improving cache behavior of dynamically allocated data structures. In Seventh International Conference on Parallel Architectures and Compilation Techniques (PACT'98), pages 322-329, 1998.
21. D. Vianney, A. Mericas, B. Maron, T. Chen, S. Kunkel, and B. Olszewski. CPI analysis on POWER5, part 1: Tools for measuring performance. http://www-128.ibm.com/developerworks/library/pacpipowerl/, April 2006.
22. Ofri Wechsler. Inside Intel Core Microarchitecture: Setting new standards for energy-efficient performance. Technology@Intel Magazine, pages 1-11, March 2006. http://support.intel.com/technology/magazine/computing/core- architecture-0306.pdf.
23. P. Zhao, S. Cui, Y. Gao, R. Silvera, and J. N. Amaral. Forma: A framework for safe automatic array reshaping. ACM Transactions on Programming Languages and Systems, 30:2:1-2:30, November 2007.
24. Y. Zhong, M. Orlovich, X. Shen, and C. Ding. Array regrouping and structure splitting using whole-program reference affinity. In PLDI '04: Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, pages 255-266, New York, NY, USA, 2004. ACM Press.
25. Craig B. Zilles. Benchmark health considered harmful. SIGARCH Comput. Archit. News, 29(3):4-5, 2001.