Partial translation verification for untrusted code-generators

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5256 LNCS, Issue , 2008, Pages 226-237

  Staats, Matthew ^a   Heimdahl, Mats P E ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FORMAL METHODS; MODEL CHECKING; TEMPORAL LOGIC;

LINEAR TEMPORAL LOGIC; MODEL BASED DEVELOPMENT; MODEL CHECKING TOOLS; MODELING NOTATION; PARTIAL CORRECTNESS; SIMULINK AND STATEFLOW; SIMULINK MODELING; VERIFICATION-AND-VALIDATION;

C (PROGRAMMING LANGUAGE);

EID: 57049178478     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-88194-0_15     Document Type: Conference Paper

References (27)

1. Biere, A., Artho, C., Schuppan, V.: Liveness Checking as Safety Checking. Electronic Notes in Theoretical Computer Science 66(2), 160-177 (2002)
2. Biere, A., Cimatti, A., Clarke, E.M., Strichman, O., Zhu, Y.: Bounded Model Checking. Advances in Computers 58, 118-149 (2003)
3. Clarke, E., Kroening, D., Lerda, F.: A Tool for Checking ANSI-C Programs. In: Jensen, K., Podelski, A. (eds.) TACAS 2004. LNCS, vol. 2988. Springer, Heidelberg (2004)
4. Colby, C., Lee, P., Necula, G.C., Blau, F., Plesko, M., Cline, K.: A certifying compiler for Java. ACM SIGPLAN Notices 35(5), 95-107 (2000)
5. Denney, E., Fischer, B.: Annotation inference for the safety certification of automatically generated code. In: Proceedings of the 21st IEEE International Conference on Automated Software Engineering (ASE 2006), pp. 265-268 (2006)
6. Duret-Lutz, A., Poitrenaud, D.: SPOT: an extensible model checking library using transition-based generalized Bu/spl uml/chi automata,. In: Proceedings of the IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, 2004 (MASCOTS 2004), pp. 76-83 (2004)
7. Dybjer, P.: Using Domain Algebras to Prove the Correctness of a Compiler. Springer, Heidelberg
8. Esterel-Technologies. SCADE Suite product description (2004), http://www.esterel-technologies.com/v2/ scadeSuiteForSafetyCriticalSoftwareDevelopment/index.html
9. Floyd, R.W.: Assigning meanings to programs. Mathematical Aspects of Computer Science 19(19-32), 1 (1967)
10. Gerth, R., Peled, D., Vardi, M.Y., Wolper, P.: Simple on-the-fly automatic verification of linear temporal logic, In: Proceedings of the Fifteenth IFIP WG6.1 International Symposium on Protocol Specification, Testing and Verification XV, pp. 3-18. Chapman & Hall, Ltd., Boca Raton (1996)
11. Giannakopoulou, D., Havelund, K.: Automata-Based Verification of Temporal Properties on Running Programs. In: Proceedings of Internationa] Conference on Automated Software Engineering (ASE 2001), pp. 412-416 (2001)
12. Giannakopoulou, D., Lerda, F.: From states to transitions: Improving translation of LTL formulae to Buchi automata,. In: Proceedings of the 22nd IFIP WG, pp. 6 (2002)
13. Guttman, J.D., Ramsdell, J.D., Wand, M.: VLISP: A verified implementation of Scheme. Higher-Order and Symbolic Computation 8(1), 5-32 (1995)
14. Hoare, T.: The Verifying Compiler: A Grand Challenge for Computing Research. In: Böszörményi, L., Schojer, P. (eds.) JMLC 2003. LNCS, vol. 2789. Springer, Heidelberg (2003)
15. Joshi, A., Heimdahl, M.P.E.: Model-Based Safety Analysis of Simulink Models Using SCADE Design Verifier. In: Winther, R., Gran, B.A., Dahll, G. (eds.) SAFECOMP 2005. LNCS, vol. 3688, pp. 122-135. Springer, Heidelberg (2005)
16. Mathworks Inc. Simulink product web site, http://www.mathworks.com/ products/simulink
17. Mathworks inc. Stateflow product web site, http://www.mathworks.com
18. McCarthy, J.: Towards a mathematical science of computation. Information Processing 62, 21-28 (1962)
19. Miller, S.P., Anderson, E.A., Wagner, L.G., Whalen, M.W., Heimdahl, M.P.E.: Formal Verification of Flight Critical Software. In: Proceedings of the AIAA Guidance, Navigation and Control Conference and Exhibit (August 2005)
20. Miller, S.P., Tribble, A.C., Whalen, M.W., Heimdahl, M.P.E.: Proving the shalls: Early validation of requirements through formal methods. Int. J. Softw. Tools Technol. Transf. 8(4), 303-319 (2006)
21. Moore, J.S.: A mechanically verified language implementation. Journal of Automated Reasoning 5(4), 461-492 (1989)
22. Necula, G.C., Lee, P.: The design and implementation of a certifying compiler. ACM SIGPLAN Notices 33(5), 333-344 (1998)
23. The NuSMV Toolset (2005), http://nusmv.irst.itc.it/
24. Pnueli, A., Siegel, M., Singerman, E.: Translation validation. In: Tools and Algorithms for Construction and Analysis of Systems, 4th International Conference, TACAS, vol. 98, pp. 151-166
25. Rinard, M.: Credible compilation. In: Proceedings of the FLoC Workshop Run-Time Result Verification (July 1999)
26. ARP 4761: Guidelines and Methods for Conducting the Safety Assessment Process on Civil Airborne Systems and Equipment. SAE International (December 1996)
27. Wheeler, D.: SLOCCount: Source Lines of Code Count. Webpage. Version, 2 (2004)