Design and evaluation of an auto-memoization processor

Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems

Volumn , Issue , 2007, Pages 245-250

  Tsumura, Tomoaki ^a   Matsuo, Hiroshi ^a   Suzuki, Ikuma ^b   Nakashima, Hiroshi ^c   Ikeuchi, Yasuki ^b   Nakashima, Yasuhiko ^d  

^a NAGOYA INSTITUTE OF TECHNOLOGY   (Japan)

^b TOYOHASHI UNIVERSITY OF TECHNOLOGY   (Japan)

^c KYOTO UNIVERSITY   (Japan)

^d NARA INSTITUTE OF SCIENCE AND TECHNOLOGY   (Japan)

Author keywords

CAM; Computational reuse; Memoization; Speculative multithreading

Indexed keywords

DIESEL ENGINES; GENETIC ALGORITHMS; MULTITASKING; PROBABILITY DENSITY FUNCTION;

BINARY PROGRAMS; CACHE MISSES; COMPUTATIONAL-REUSE; GENERAL PURPOSE PROCESSORS; MANY CORES; MEMOIZATION; PARALLEL EXECUTIONS; RECOMPILATION; SPECULATIVE EXECUTIONS; SPECULATIVE MULTITHREADING; SPEED-UP;

PROGRAM COMPILERS;

EID: 56149120843     PISSN: 10272658     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. Peter Norvig. Paradigms of Artificial Intelligence Programming. Morgan Kaufmann, 1992.
2. HAL Computer Systems/Fujitsu. SPARC64-III User's Guide, May 1998.
3. MOSAID Technologies Inc. Feature Sheet: MOSAID Class-IC DC18288, 1.3 edition, Feb. 2003.
4. John J. Grefenstette. GENESIS: A system for using genetic search procedures. In Proc. of the 1984 Conference on Intelligent Systems and Machines, pages 161-165, 1984.
5. Avinash Sodani and Gurindar S. Sohi. Dynamic instruction reuse. In Proc. 24th International Symposium on Computer Architecture, pages 194-205, Jun. 1997.
6. Antonio González, Jordi Tubella, and Carlos Molina. Trace-level reuse. In Proc. International Conference on Parallel Processing, pages 30-37, Sep. 1999.
7. Amarildo T. da Costa, Felipe M. G. França, and Eliseu M. C. Filho. The dynamic trace memorization reuse technique. In PACT, pages 92-99, 2000.
8. Youfeng Wu, Dong-Yuan Chen, and Jesse Fang. Better exploration of region-level value locality with integrated computation reuse and value prediction. In 28th ISCA, pages 98-108, 2001.
9. Carlos Molina, Antonio González, and Jordi Tubella. Trace-level speculative multithreaded architecture. In ICCD, 2002.