Cellular compact genetic algorithm for evolvable hardware

5th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2008

Volumn 1, Issue , 2008, Pages 1-4

  Jewajinda, Yutana ^a   Chogstitvatana, Prabhas ^b  

^a NATIONAL ELECTRONICS AND COMPUTER TECHNOLOGY CENTER   (Thailand)

^b CHULALONGKORN UNIVERSITY   (Thailand)

Author keywords

[No Author keywords available]

Indexed keywords

BIOELECTRIC PHENOMENA; COMPUTER HARDWARE; DIESEL ENGINES; GENETIC ALGORITHMS; HARDWARE; INFORMATION TECHNOLOGY; POWDERS; STANDARDS; TECHNOLOGY; TELECOMMUNICATION SYSTEMS;

COMPACT GENETIC ALGORITHM; COOPERATIVE COMPACT GENETIC ALGORITHM; EVOLVABLE HARDWARE; HARDWARE IMPLEMENTATIONS; INTERNATIONAL CONFERENCES; STANDARD TEST FUNCTIONS;

ALGORITHMS;

EID: 52949104726     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTICON.2008.4600358     Document Type: Conference Paper

References (17)

1. T. Higuchi, Y. Liu and X. Yao, "Introduction to evolvable hardware", Evolvable Hardware, pp. 1-17, Springer 2006.
2. L. Sekanina, "Virtual reconfigurable circuits for real-world applications of evolvable hardware," Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. 332-343.
3. T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, H. Murakawa, I. Iajitani, E. Takahashi, K. Toda, M. Salami, N. Kajihara, and N. Oesu, "Real-world applications of analog and digital evolvable hardware," IEEE Transactions on Evolutionary Computation, vol. 3, pp. 220-335, Sept. 1999.
4. G. Hollingworth, S. Smith, and A.M. Tyrrell, "Safe intrinsic evolution of virtex devices," Proc. NASA/DoD Conference on Evolvable Hardware, July 2000, pp. 195-202.
5. rd Int. Symp. Field-Programmable Gate Array, 1995, pp. 1-12.
6. T. Kajitai et al, "A gate level EHW chip: implementating ga operations and reconfigurable hardware on a single LSI," Proc. Int. Conf. Evolvable System, 1998, pp. 1-12.
7. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Boston, Springer, 1999.
8. J. C. Gallagher, S. Vigraham, and G. Kramer "A family of compact genetic algorithms for intrinsic Evolvable Hardware," IEEE Transactions on Evolutionary Computation, vol. 8, pp. 111-126, April 2004.
9. Y. Jewajinda and P. Chongstitvatana, "A cooperative approach to compact genetic algorithm for evolvable hardware," Proc. IEEE Congress on Evolutionary Computation, 2006, pp. 624-629.
10. G. Harik, F. Lobo and D. Goldberg, "The compact Genetic Algorithm", IEEE Transaction on Evolutionary Computation, vol. 3, pp. 287-309, Nov. 1999.
11. C.W. Ahn, D.E. Goldberg, and R. Ramakhrishna, "Multiple-deme parallel estimation of distribution algorithms: basic framework and application. In Proceedings of Parallel Processing and Applied Mathematics, PPAM 2003, LNCS 2774, pp544-551, Springer, 2004
12. L. DelaOssa et al., "Improving model combination through local search in parallel univariate EDAs," Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. 624-629.
13. K. Sastry, D.E. Goldberg, and X. Liora "Towards billion-bit optimization via a parallel estimation of distribution algorithm," Proc. GECCO 2004, 2004, pp. 412-413.
14. M. Sipper, Evolution of parallel cellular machines: the cellular programming approach, Berlin: Springer-Verlag, 1997.
15. G. Harik, F. Lobo, and D. Goldberg "The compact genetic algorithm," IEEE Transactions on Evolutionary Computation, vol. 3, pp. 287-309, Nov. 1999.
16. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Boston, Springer, 1999.
17. E. Cantu-Paz, Efficient and accurate parallel genetic algorithms, Boston, MA: Kluwer Academic Publisher, 2000.