A study on analog IP blocks for mixed-signal SoC

IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings

Volumn 1, Issue , 2003, Pages 564-567

  Li, Zheying ^a   Luo, Li ^a   Yuan, Jiren ^b  

^a BEIJING JIAOTONG UNIVERSITY   (China)

^b LUND UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE REUSABILITY; SYSTEM-ON-CHIP;

ANALOG IP; BLOCK DESIGNS; CLASSIFICATION APPROACH; DESIGN METHODOLOGY; FUNDAMENTAL THEORY; MIXED SIGNAL;

INTELLECTUAL PROPERTY CORE;

EID: 33847255508     PISSN: 1523553X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2003.1277612     Document Type: Conference Paper

References (7)

1. Malavasi, E.; Charboa E. "Constraint transformation for IC physical design". 3rd International Workshop on Statistical Metrology, Proc. pp: 46-49, Jun 1998
2. Koh, H.Y., Sequin, C. H. and Gray, P. R., "OPASYN: A Compiler for MOS Operational Amplifiers/' IEEE Trans. Computer-Aided. Design 9(2), pp: 113-125, February 1990.
3. Gielen, G., Wafsharts, H. and Sansen, W., "Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing." IEEE J. Solid-State Circuits SC-25(3). pp: 707-713. Sept. 1989
4. Phelps. R.. et al. "Anaconda: Simulation-based synthesis of analog circuits via stochastic pattern search." IEEE Trans. Computer-Aided Design 19(6). pp: 703-717. June 2000.
5. O. GUERRA. et al. "Approximate Symbolic Analysis of Hierarchically Decomposed Analog Circuits", JNL of Analog Integrated Circuits and Signal Processing. 31, pp: 131-145. 2002
6. IEEE standard VHDL analog and mixed-signal extensions. 1999
7. R. CASTRO-LOPEZ. et al. "Generation of Teclinology-Independent Retargetable Analog Blocks", Analog Integrated Circuits and Signal Processing. 33. pp: 157-170. 2002