![]() |
Volumn , Issue , 2008, Pages
|
Process simulation of DRIE and its application in tapered TSV fabrication
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COPPER;
COPPER PLATING;
ELECTRONICS PACKAGING;
ELECTROPLATING;
EVOLUTIONARY ALGORITHMS;
NONMETALS;
OPTICAL DESIGN;
SILICON;
THREE DIMENSIONAL;
DRILLING METHODS;
ELECTRONIC PACKAGING;
EVOLUTION ALGORITHMS;
EXPERIMENTAL METHODOLOGY;
HIGH-DENSITY;
HIGH-DENSITY PACKAGING;
INTERNATIONAL CONFERENCES;
MICRO-FABRICATION;
PROCESS CONDITIONS;
PROCESS SIMULATIONS;
SECTIONAL PROFILES;
SIMULATED RESULTS;
THREE-DIMENSIONAL INTEGRATION;
THROUGH SILICON VIA;
TECHNOLOGY;
|
EID: 52449108075
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICEPT.2008.4606984 Document Type: Conference Paper |
Times cited : (9)
|
References (6)
|