Digital control law using a novel load current estimator principle for improved transient response

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2008, Pages 4585-4589

  Effler, Simon ^a   Kelly, Anthony ^a   Halton, Mark ^a   Krüger, Tilmann ^a   Rinne, Karl ^a  

^a UNIVERSITY OF LIMERICK   (Ireland)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; DIGITAL ARITHMETIC; DIGITAL CONTROL SYSTEMS; DYNAMIC RESPONSE; LAWS AND LEGISLATION; POWER ELECTRONICS; SOLID OXIDE FUEL CELLS (SOFC); TRANSIENTS;

CONTROL LAWS; CONTROL LOOPS; CONVENTIONAL CONTROL; CURRENT ESTIMATOR; DIGITAL CONTROLS; EARLY DETECTION; HIGH SPEEDS; LOAD CURRENTS; LOAD TRANSIENTS; MATLAB /SIMULINK; NEW APPROACHES; TRANSIENT PERFORMANCE; TRANSIENT RESPONSES; VR APPLICATIONS; ZERO LOAD;

ESTIMATION;

EID: 52349102173     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2008.4592688     Document Type: Conference Paper

References (11)

1. A. Soto, P. Alou, and J. Cobos, "Nonlinear digital control breaks bandwidth limitations," in Applied Power Electronics Conference and Exposition, 2006. APEC '06. Twenty-First Annual IEEE, 3 2006, p. 7pp.
2. J. Quintero, A. Barrado, M. Sanz, A. Laizaro, and E. Olias, "Experimental validation of the advantages provided by linear - non - linear control in multi-phase vrm," in Applied Power Electronics Conference, APEC 2007 - Twenty Second Annual IEEE, 2 2007, pp. 707-713.
3. G. Pitel and P. Krein, "Trajectory paths for dc - dc converters and limits to performance," in Proc. IEEE Workshops on Computers in Power Electronics COMPEL '06, 2006, pp. 40-47.
4. H. Forghani-zadeh and G. Rincon-Mora, "Current-sensing techniques for dc-dc converters," in Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on, vol. 2, 8 2002, pp. II-577-II-580.
5. E. Meyer, G. Feng, and Y.-F. Liu, "Novel digital controller improves dynamic response and simplifies design process of voltage regulator module," in Applied Power Electronics Conference, APEC 2007 -Twenty Second Annual IEEE, 2 2007, pp. 1447-1453.
6. E. Meyer and Y.-F. Liu, "A practical minimum time control method for buck converters based on capacitor charge balance," in Applied Power Electronics Conference and Exposition, 2008. APEC '08. Twenty-Thrid Annual IEEE, 2008.
7. Z. Zhao, V. Smolyakov, and A. Prodic, "Continuous-time digital signal processing based controller for high-frequency dc-dc converters," in Applied Power Electronics Conference, APEC 2007 - Twenty Second Annual IEEE, 2 2007, pp. 882-886.
8. R. Miftakhutdinov, "Optimal design of interleaved synchronous buck converter at high slew-rate load current transients," in Power Electronics Specialists Conference, 2001. PESC. 2001 IEEE 32nd Annual, vol. 3, 6 2001, pp. 1714-1718.
9. A. Peterchev and S. Sanders, "Design of ceramic-capacitor vrm's with estimated load current feedforward," in Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual, vol. 6, 5 2004, pp. 4325-4332.
10. A. Soto, P. Alou, J. Oliver, J. Cobos, and J. Uceda, "Optimum control design of pwm-buck topologies to minimize output impedance," in Applied Power Electronics Conference and Exposition, 2002. APEC 2002. Seventeenth Annual IEEE, vol. 1, 3 2002, pp. 426-432.
11. G. Feng, E. Meyer, and Y.-F. Liu, "High performance digital control algorithms for dc-dc converters based on the principle of capacitor charge balance," in Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE, 6 2006, pp. 1-7.