A Reprogrammable Customization Framework for Efficient Branch Resolution in Embedded Processors

ACM Transactions on Embedded Computing Systems

Volumn 4, Issue 2, 2005, Pages 452-468

  Petrov, Peter ^a   Orailoglu, Alex ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Branch resolution; Design; Performance; pipeline organization

Indexed keywords

EID: 52349100827     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1067915.1067924     Document Type: Article

References (15)

1. Burger, D., Austin, T. M., 1997. The Simplescalar Tool Set, Version 2.0. Tech. Rep. 1342
2. Ditzel, D. and Mclellan, H. 1987. Branch folding in the CRISP microprocessor: Reducing branch Delay, to, zero. In 14th ISCA. 2-7.
3. Fisher, J. A. 1999. Customized instruction-sets for embedded processors. In 36th DAC. 253-257.
4. Fisher, J. A., Faraboschi, P., Desoli, G., 1996. Custom-fit processors: Letting applications define architectures. In 29th MICRO. 324-335.
5. Gibbons, P. B., Muchnik, S. S., 1986. Efficient instruction scheduling for a pipelined processor. In SIGPLAN. 11-16.
6. Lam, M. S., 1988. Software pipelining: An effective scheduling technique for VLIW processors. In SIGPLAN. 318-328.
7. Lee, C., Potkonjak, M., Mangione-Smith, W. H., 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In 30th MICRO. 330-335.
8. Lee, L. H., Scott, J., Moyer, B., Arends, J., 1999. Low-cost branch folding for embedded applications with small tight loops. In 32nd MICRO. 103-111.
9. Mcfarling, S., 1993. Combining Branch Predictors. Tech. Rep. TN-36, Western Research Laboratory, DEC.
10. Pan, S. T., So, K., Rahmeh, J. T., 1992. Improving the accuracy of dynamic branch prediction using branch correlation. In ASPLOS. 76-84.
11. Petrov, P., Orailoglu, A., 2001a. Data cache energy minimization through programmable tag size matching to the application. In ISSS. 113-117.
12. Petrov, P., Orailoglu, A., 2001b. Performance and power effectiveness in embedded processors-customizable partitioned caches. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 20, 11 (Nov.), 1309-1318.
13. Sherwood, T., Calder, B., 2001. Automated design of finite state machine predictors for customized processors. In 28th ISCA. 86-97.
14. Wolf, W. H., 1994. Hardware-software co-design of embedded systems. Proceedings of the IEEE 82, 7 (July), 967-989.
15. Young, C., Smith, M. D., 1999. Static correlated branch prediction. ACM Transactions on Programming Languages and Systems 21, 111-159.