메뉴 건너뛰기




Volumn , Issue , 2008, Pages 996-1001

FPGA implementation of PWM control technique for three phase induction motor drive

Author keywords

FPGA; Induction motor; PWM; VHDL; VVVF

Indexed keywords

ELECTRIC DRIVES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUCTION MOTORS; MOTORS; TECHNOLOGY;

EID: 51949117919     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICETET.2008.115     Document Type: Conference Paper
Times cited : (8)

References (8)
  • 2
    • 46149092233 scopus 로고    scopus 로고
    • Kowalski, Czeslaw T. Lis, Jacek, Orlowska-Kowalska, Teresa Wroclaw, FPGA Implementation of DTC Control Method for the Induction Motor Drive, EUROCON, 2007. The International Conference on Computer as a Tool, Facta universitatis, 9-12 Sept.2007, pp1916-1921.
    • Kowalski, Czeslaw T. Lis, Jacek, Orlowska-Kowalska, Teresa Wroclaw, "FPGA Implementation of DTC Control Method for the Induction Motor Drive", EUROCON, 2007. The International Conference on "Computer as a Tool", Facta universitatis, 9-12 Sept.2007, pp1916-1921.
  • 3
    • 51949084245 scopus 로고    scopus 로고
    • Double fed induction motor speed control with standard PWM inverter in stator
    • Nebojsa Mitrovic, Borislav Jeftenic and Milutin Petronijevi, "Double fed induction motor speed control with standard PWM inverter in stator", Electronics and Energetics, vol. 10, No.1 (1997), 125-138.
    • (1997) Electronics and Energetics , vol.10 , Issue.1 , pp. 125-138
    • Mitrovic, N.1    Jeftenic, B.2    Petronijevi, M.3
  • 4
    • 0034179748 scopus 로고    scopus 로고
    • Pulse width modulation techniques
    • Jun
    • R.M. Jalnekar, K.S.Jog, "Pulse width modulation techniques", IETE Journal of research, vol. 46, Jun 2000, pp175-183.
    • (2000) IETE Journal of research , vol.46 , pp. 175-183
    • Jalnekar, R.M.1    Jog, K.S.2
  • 7
    • 33947397260 scopus 로고    scopus 로고
    • Modified SVPWM Algorithm for Three Level VSI WITH Synchronized and Symmetrical Waveforms
    • February
    • A.R.Beig, G.Narayanan, V.T.Ranganathan, "Modified SVPWM Algorithm for Three Level VSI WITH Synchronized and Symmetrical Waveforms", IEEE Transactions on Industrial Electronics, vol.54, No. 1, February 2007, pp 486-494
    • (2007) IEEE Transactions on Industrial Electronics , vol.54 , Issue.1 , pp. 486-494
    • Beig, A.R.1    Narayanan, G.2    Ranganathan, V.T.3
  • 8
    • 51949119501 scopus 로고    scopus 로고
    • Xilinx application notes
    • Xilinx application notes.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.