T-Diodes - A novel plug-and-play wideband RF circuit ESD protection methodology

Electrical Overstress/Electrostatic Discharge Symposium Proceedings

Volumn , Issue , 2007, Pages

  Linten, D ^a   Thijs, S ^b   Borremans, J ^c   Dehan, M ^a   Tremouilles D ^e   Scholz, M ^a   Natarajan, M I ^d   Wambacq, P ^c   Groeseneken, G ^b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^d SILTERRA MALAYSIA SDN BHD   (Malaysia)

^e LAAS CNRS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTROSTATIC DEVICES; ELECTROSTATIC DISCHARGE; LOW NOISE AMPLIFIERS;

ESD PROTECTIONS; INTEGRATED TRANSFORMERS; PLUG AND PLAYS; RF APPLICATIONS; RF CIRCUITS; WIDE BANDS;

TRANSFORMER PROTECTION;

EID: 51849157791     PISSN: 07395159     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EOSESD.2007.4401759     Document Type: Conference Paper

References (15)

1. R. Bagheri, et al., IEEE ISSC, pp. 1932-1941, p. 26.6, 2006.
2. S. Thijs, et al., Proc. EOS/ESD Symp., pp.40-49, 2004.
3. W. Soldner, et al., Proc. EOS/ESD Symp., pp. 33-42, 2005.
4. V. Vassilev, et al., Proc EOS/ESD Sympo, pp. 195-203, 2003.
5. M.D. Ker, et al., IEEE Trans on microwave theory and techniques, vol. 53, pp. 2672-2681, Sept. 2005.
6. K. Bhatia, et al., Proc. IEEE CICC, pp. 385-388, 2006.
7. J. Borremans, et al, Proc. IEEE ISSCC, pp.422-423, 2007
8. K. Bhatia, et al., IEEE J. of Solid-State Circuits, "A Compact, ESD-Protected, SiGe BiCMOS LNA for Ultra-Wideband Applications", vol. 42, no. 5, May 2007, pp. 1121-1130.
9. W. Soldner, et al, Proc. IEEE ISSCC "A 10GHz Broadband Amplifier with Bootstrapped 2kV ESD Protection", pp. 21-22, 2007.
10. K. Kleveland, et al., IEEE Electron Dev Lett., vol.21, pp. 390-392, 2000.
11. S. Galai, et al., IEEE Jl. Solid-State Circuits, vol. 38, pp.2334-2340, Dec. 2003.
12. T.S. Horng, et al, Proc MTT 2003, "A novel Modified -T Equivalent Circuit for Modeling LTCC Embedded Inductors with a Large Bandwidth" , pp. 1015-1018, 2003
13. rfic.eecs.berkeley.edu/~niknejad/asitic.html
14. M.P.J. Mergens, et al, Proc IEEE CICC, "Advanced SCR ESD protection circuits for CMOS/SOI nanotechnologies", pp. 481 - 488, 2005.
15. M. Scholz, et al, "Calibrated wafer-level HBM measurements for quasi-static and transient device analysis", to be presented at EOS/ESD symposium 2007.