A compact and power efficient local oscillator generation and distribution system for complex multi radio systems

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2008, Pages 277-280

  Roufoogaran, Rozi ^a   Li, Tom ^a   Ojo, Adedayo ^a   Cheng, Shelley ^a   Lee, C Paul ^a   Mahadeva, Sajeevan ^a   Shetter, Prashant ^a   Behzad, Arya ^a  

^a BROADCOM CORPORATION   (United States)

Author keywords

Amplitude control loop (ACL); Clock tree distribution; Divider; I and Q signals; Inductor; LO; LOGEN; Negative R; PLL; RX system; TX system; VCO

Indexed keywords

AMPLITUDE CONTROL LOOP (ACL); AUTOMATIC CONTROL; CLOCK TREE DISTRIBUTION; CURRENT CONSUMPTIONS; DISTRIBUTION SYSTEMS; DIVIDER; I AND Q SIGNALS; INDUCTOR; IQ IMBALANCES; LO; LOCAL OSCILLATOR; LOGEN; NEGATIVE R; OPTIMUM PERFORMANCE; PLL; POWER CONSUMPTION; POWER SAVINGS; POWER-EFFICIENT; RADIO FREQUENCIES; RADIO FREQUENCY INTEGRATED CIRCUITS; ROUTINGS; RX SYSTEM; SINGLE PHASING; TX SYSTEM; VCO;

AUTOMATION; CHLORINE COMPOUNDS; CONTROL THEORY; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER DISTRIBUTION; ELECTRONICS INDUSTRY; ENERGY CONSERVATION; INFORMATION THEORY; INTEGRATED CIRCUITS; RADIO SYSTEMS; RADIO WAVES;

POWER GENERATION;

EID: 51849156063     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2008.4561435     Document Type: Conference Paper

References (7)

1. Y. Palaskas, et. Al., "A 5GHz 108Mb/s 2×2 MIMO Transceiver with Fully Integrated +16dBm PAs in 90nm CMOS," ISSCC Digest of Technical Papers, pp. 1420-1429, Feb. 2006.
2. S. Lo, et. Al., "Dual-antenna phased-array UWB transceiver in 0.18um CMOS," ISSCC Digest of Technical Papers, pp. 388-397, Feb. 2006.
3. C. Sandner, et. Al., "WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB," ISSCC Digest of Technical Papers, pp. 6-9, Feb. 2006.
4. A. Behzad, et. Al., "A Fully Integrated MIMO Multi-Band Direct-Conversion CMOS Transceiver for WLAN Applications (802.11n)," ISSCC Digest of Technical Papers, pp. 560-561, Feb. 2007.
5. H.Darabi, et. Al., "A fully integrated SOC for 802.11b in 0.18um CMOS" ISSCC Digest of Technical Papers, pp. 96-97, Feb. 2005.
6. P. Mahoney, et. Al., "Clock distribution on a dual-core, multi-threaded Itanium -family processor," ISSCC Digest of Technical Papers, pp. 292-293, Feb. 2005.
7. C. Lee, et. Al., "A Highly Linear Direct-Conversion Transmit Mixer Transconductance Stage with LO and I/Q Imbalance Cancellation Scheme," ISSCC Digest of Technical Papers, pp. 1450-1459, Feb. 2006.