-
1
-
-
21844503476
-
Totem: A highly parallel chip for triggering applications with inductive learning based on the reactive tabu search
-
G. Anzellotti, R. Battiti, I. Lazzizzera, G. Soncini, A. Zorat, A. Sartori, G. Tecchiolli, P. Lee.: "Totem: A highly parallel chip for triggering applications with inductive learning based on the reactive tabu search." International Journal of Modern Physics C, Vol 6, No. 4, 1995, pp 555-560.
-
(1995)
International Journal of Modern Physics C
, vol.6
, Issue.4
, pp. 555-560
-
-
Anzellotti, G.1
Battiti, R.2
Lazzizzera, I.3
Soncini, G.4
Zorat, A.5
Sartori, A.6
Tecchiolli, G.7
Lee, P.8
-
2
-
-
34247275838
-
-
th Int. Conf. on Field Programmable Logic and Applications, FPL 2002, pp 1084-1087, September 2-4, Montpellier, France, 2002.
-
th Int. Conf. on Field Programmable Logic and Applications, FPL 2002, pp 1084-1087, September 2-4, Montpellier, France, 2002.
-
-
-
-
3
-
-
0031122329
-
Advances in the design of the Totem Neurochip
-
P. Lee, I. Lazzizzera, A. Zorat, A. Sartori, G. Tecchiolli: "Advances in the design of the Totem Neurochip", Nuclear Instruments and Methods in Physics Research A, Vol 389, 1997, pp 134-137.
-
(1997)
Nuclear Instruments and Methods in Physics Research A
, vol.389
, pp. 134-137
-
-
Lee, P.1
Lazzizzera, I.2
Zorat, A.3
Sartori, A.4
Tecchiolli, G.5
-
4
-
-
51749095356
-
A VLSI Implementation of a Hybrid-LNS Neuron
-
submitted to International Symposium on Integrated Circuits, Singapore
-
P. Lee, "A VLSI Implementation of a Hybrid-LNS Neuron." submitted to International Symposium on Integrated Circuits, Singapore 2007.
-
(2007)
-
-
Lee, P.1
-
5
-
-
0030691484
-
On the Cost Effectiveness of Logarithmic Arithmetic for Back Propogagation Training on SIMD processors. 1997 IEEE Int. Conf
-
M. G. Arnold, T. A. Bailey, J. J. Cupal, M. D. Winkel. "On the Cost Effectiveness of Logarithmic Arithmetic for Back Propogagation Training on SIMD processors." 1997 IEEE Int. Conf. Neural Networks, pp 933-936, Vol. 2, 1997.
-
(1997)
Neural Networks
, vol.2
, pp. 933-936
-
-
Arnold, M.G.1
Bailey, T.A.2
Cupal, J.J.3
Winkel, M.D.4
-
6
-
-
5844420656
-
Implementing back propagation neural nets with logarithmic arithmetic
-
San Diego, May 29-31
-
M. G. Arnold, T. A. Bailey, J. J. Cupal, M. D. Winkel, "Implementing back propagation neural nets with logarithmic arithmetic," International AMSE Conference on Neural Nets, San Diego, 1:75-86, May 29-31, 1991
-
(1991)
International AMSE Conference on Neural Nets
, vol.1
, pp. 75-86
-
-
Arnold, M.G.1
Bailey, T.A.2
Cupal, J.J.3
Winkel, M.D.4
-
8
-
-
0023540368
-
A logarithmic vector processor for neural net applications
-
San Diego, June 21-24
-
S. Richfield " A logarithmic vector processor for neural net applications", IEEE First International Conference on Neural Networks, San Diego, 4:733-740, June 21-24, 1987.
-
(1987)
IEEE First International Conference on Neural Networks
, vol.4
, pp. 733-740
-
-
Richfield, S.1
-
9
-
-
0000411214
-
Tabu Search - Part I
-
F. Glover, "Tabu Search - Part I." ORSA Journal on Computing Vol. 1, No. 3, pp 190-206, 1989.
-
(1989)
ORSA Journal on Computing
, vol.1
, Issue.3
, pp. 190-206
-
-
Glover, F.1
-
10
-
-
0001657534
-
The Reactive Tabu Search
-
Spring
-
R. Battiti and G. Tecchiolli, "The Reactive Tabu Search",ORSA Journal of Computing, Vol. 6, No. 2, pp 126-140, Spring 1994.
-
(1994)
ORSA Journal of Computing
, vol.6
, Issue.2
, pp. 126-140
-
-
Battiti, R.1
Tecchiolli, G.2
-
12
-
-
51549104224
-
A 5-GCPS Processor for Recurrent Neural Networks
-
A. Brafa, I. Lazzizzera, P. Lee, A. Sartori, G. Tecchiolli, A. Zorat, "A 5-GCPS Processor for Recurrent Neural Networks" IEEE Instrumentation and Measurement Technology Conference, pp226-231, Vol. 1, 1997
-
(1997)
IEEE Instrumentation and Measurement Technology Conference
, vol.1
, pp. 226-231
-
-
Brafa, A.1
Lazzizzera, I.2
Lee, P.3
Sartori, A.4
Tecchiolli, G.5
Zorat, A.6
-
13
-
-
51749118144
-
-
www.neuricam.com
-
-
-
-
14
-
-
33749725292
-
Experience with the Reactive Tabu Search as Implemented in the Totem chip
-
Washington DC, June
-
C. S. Lindsay, T. Lindblad, "Experience with the Reactive Tabu Search as Implemented in the Totem chip.." Proc ICNN96, Washington DC, June 1996
-
(1996)
Proc ICNN96
-
-
Lindsay, C.S.1
Lindblad, T.2
-
15
-
-
0001941120
-
Computation of the Base Two Logarithm of Binary Numbers
-
7 Dec
-
M. Combet, H. Van Zonneveld, L. Verbeek. "Computation of the Base Two Logarithm of Binary Numbers." IEEE Transactions on Electronic Computers Vol-EC14, No 6, pp 863-86,7 Dec 1965,
-
(1965)
IEEE Transactions on Electronic Computers Vol-EC14
, vol.6
, pp. 863-886
-
-
Combet, M.1
Van Zonneveld, H.2
Verbeek, L.3
-
17
-
-
0029386643
-
Simplification of Table Structure in Logarithmic Arithmetic
-
October
-
J. N. Coleman, "Simplification of Table Structure in Logarithmic Arithmetic." IEE Electronics Letters, p1905-1906, Vol. 31, No. 22, October 1995
-
(1995)
IEE Electronics Letters
, vol.31
, Issue.22
, pp. 1905-1906
-
-
Coleman, J.N.1
-
18
-
-
0026257184
-
An Algorithm for the Computation of Binary Logarithms
-
Nov
-
D. K. Kotsopoulos. "An Algorithm for the Computation of Binary Logarithms." IEEE Transactions on Computers, Vol. 40, No. 11, p1267-1270, Nov. 1991.
-
(1991)
IEEE Transactions on Computers
, vol.40
, Issue.11
, pp. 1267-1270
-
-
Kotsopoulos, D.K.1
-
19
-
-
0023962626
-
-
F.J. Taylor, R. Gill, J. Joseph, J. Radke. A 20 bit logarithmic number system processor. IEEE Trans. Comput., 37 ppl90-200 Feb. 1998
-
F.J. Taylor, R. Gill, J. Joseph, J. Radke. " A 20 bit logarithmic number system processor." IEEE Trans. Comput., Vol. 37 ppl90-200 Feb. 1998
-
-
-
-
20
-
-
0034215619
-
Arithmetic on the European Logarithmic Processor
-
Coleman, J. N., E. I. Chester, et al. (2000). "Arithmetic on the European Logarithmic Processor." IEEE Transactions on Computers 49(7): 702-715.
-
(2000)
IEEE Transactions on Computers
, vol.49
, Issue.7
, pp. 702-715
-
-
Coleman, J.N.1
Chester, E.I.2
-
21
-
-
11644254141
-
A Modular Leading One Detector for a Logarithmic Encoder
-
P. Lee, A. Sartori: "A Modular Leading One Detector for a Logarithmic Encoder", Electronics Letters, Vol. 34, No. 8 pp727-729, 1998.
-
(1998)
Electronics Letters
, vol.34
, Issue.8
, pp. 727-729
-
-
Lee, P.1
Sartori, A.2
-
22
-
-
51749104302
-
A Linear-to-Log Conversion Algorithm with Reduced Memory Requirements., submitted to IEEE
-
P. Lee "A Linear-to-Log Conversion Algorithm with Reduced Memory Requirements.", submitted to IEEE Transactions on Computers
-
Transactions on Computers
-
-
Lee, P.1
|