Hardware-efficient steering matrix computation architecture for MIMO communication systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 304-307

  Senning, C ^a   Studer, C ^a   Luethi, P ^a   Fichtner, W ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CELLULAR TELEPHONE SYSTEMS; COMMUNICATION; COMMUNICATION SYSTEMS; ERROR ANALYSIS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; ISOMERS; MIM DEVICES; MOBILE COMPUTING; MULTIPLEXING; SEPARATION; SINGULAR VALUE DECOMPOSITION; TECHNICAL PRESENTATIONS;

MATRIX COMPUTATIONS; SPATIAL SEPARATION;

MATRIX ALGEBRA;

EID: 51749086018     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541415     Document Type: Conference Paper

References (10)

1. H. Bölcskei, D. Gesbert, C. Papadias, and A. J. van der Veen, Eds., Space-Time Wireless Systems: From Array Processing to MIMO Communications. Cambridge Univ. Press, 2006.
2. IEEE Draft Specification, "Wireless LAN medium access control (MAC) and physical layer (PHY) specifications: Enhancements for higher throughput," P802.11n/D1.0, Mar. 2006.
3. E. Akay, E. Sengul, and E. Ayanoglu, "Bit-interleaved coded multiple beamforming," IEEE Transactions on Communications, vol. 55, pp. 1805-1811, Sept. 2007.
4. R. A. Horn and C. R. Johnson, Matrix Analysis. Cambridge University Press, 1999.
5. N. D. Hemkumar and J. R. Cavalaro, "A systolic VLSI architecture for complex SVD," in Proceedings of the 1992 IEEE Intl. Symp. on Circuits and Systems, May 1993.
6. C. Studer, P. Blösch, P. Friedli, and A. Burg, "Matrix decomposition architecture for MIMO systems: Design and implementation trade-offs," in Proceedings of the 41th Asilomar Conf. on Signals, Systems, and Computers, Nov. 2007.
7. G. H. Golub and C. F. van Loan, Matrix Computations, 3rd ed. The Johns Hopkins University Press, Baltimore and London, 1996.
8. P. Luethi, A. Burg, S. Haene, D. Perels, N. Felber, and W. Fichtner, "VLSI implementation of a high-speed iterative sorted MMSE QR decomposition," in Proceedings of the IEEE Int. Symp. on Circuits and Systems, May 2007.
9. B. Parhami, Computer Arithmetic Algorithms and Hardware Designs. Oxford University Press, New York, 2000.
10. V. Erceg et al., TGn channel models, May 2004, IEEE 802.11 document 03/940r4.