Matrix decomposition architecture for MIMO systems: Design and implementation trade-offs

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn , Issue , 2007, Pages 1986-1990

  Studer, C ^a   Blosch P ^a   Friedli, P ^a   Burg, A ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCE; COMMUNICATION SYSTEMS; COMPUTER SYSTEMS; MATRIX ALGEBRA; MIM DEVICES; MULTIPLEXING; SIGNAL PROCESSING; TELECOMMUNICATION SYSTEMS;

HARDWARE EFFICIENCY; MATRIX DECOMPOSITIONS; MIMO DETECTION; MIMO SYSTEMS; MULTIPLE-INPUT-MULTIPLE-OUTPUT COMMUNICATION SYSTEMS; QR DECOMPOSITION; REFERENCE IMPLEMENTATION; SIGNAL PROCESSING APPLICATIONS; VARIABLE PRECISIONS;

SINGULAR VALUE DECOMPOSITION;

EID: 50249137687     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.2007.4487584     Document Type: Conference Paper

References (12)

1. H. Bolcskei, D. Cesbert. C. Papadias, and A. J. van der Veen. Eds, Space-Time Wreless Systems: From Array Processing to MIMO Communications. Cambridge Uriv. Press, 2006.
2. G. H. Golub and C. F. van Loan. Matrix Computations, 3rd ed. The Johns Hopkins University Press, Baltimore and London. 1996.
3. A. Burg, M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Bolcskei. "VLSI implementation of MIMO detection using the sphere decoder algorithm," IEEE-Journal of Solid-State Circuits, vol. 40, no. 7, pp. 1566-1577, My 2005.
4. J. R. Cavallato and F. T. Luk. "CORDIC arithmetic for an SVD processor;" J. Parallel Distrib. Comput., vol. 5, no. 3, pp. 271-290, 19-88.
5. N. D. Hernkumar and J. R. Cavalano. "A systolic VLSI architecture for complex SVD," in Proceedings of the 1992 IEEE Ind. Symp. on. Circuits and Systems, May 1993.
6. S.-F. Hsiao and J.-M. Delosme, "Parallel singular value decomposition of complex matrices using multidimensional CORDIC algorithms," IEEE Trans. on Signal Processing, vol. 44, no. 3, pp. 685-697, Mar. 1996.
7. H. Kaeslin. Digital Integrated Circuit Design: from VLSI Arctitectures to CMOS Fabrication. Carnbridge University Press, 2008.
8. R. A. Horn and C. R. Johnson, Matrix Analysis. Cambridge University Press, 1999.
9. B. Pathami. Computer- Arithmetic Algorithms and Hardware Designs, Oxford University Presss, New York, 2000.
10. E. Akay, E. Sengul, and E. Ayanoglu. "Bit-interleaved coded multiple beamforming," IEEE Transactions on Communications, vol. 55, pp. 1805-1811, Sept. 2007.
11. V. Erceg et al., TGn channel models, May 2004, IEEE 802.11 document 03/940r4.
12. P. Luethi, A. Burg, S. Haene, D. Perels, N. Felber, and W. Fichtner; "VLSI implementation of a high-speed iterative sorted MMSE QR decomposition," in Proceedings of the IEEE Int. Symp. on. Clrcuits and Systems, May 2007.