Managing multi-core soft-error reliability through utility-driven cross domain optimization

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2008, Pages 132-137

  Zhang, Wangyuan ^a   Li, Tao ^a  

^a J Crayton Pruitt Family Department of Biomedical Engineering

Author keywords

[No Author keywords available]

Indexed keywords

CROSS-DOMAIN; MULTI CORES;

ARSENIC COMPOUNDS; CHIP SCALE PACKAGES; COMPUTER NETWORKS; ELECTRONIC EQUIPMENT MANUFACTURE; ERROR ANALYSIS; ERROR CORRECTION; INFORMATION MANAGEMENT; MANAGEMENT; NANOTECHNOLOGY; OPTIMIZATION; RESOURCE ALLOCATION; TRANSISTORS;

MICROPROCESSOR CHIPS;

EID: 51649088958     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2008.4580167     Document Type: Conference Paper

References (11)

1. C. Weaver et al., Techniques to Reduce the Soft Error Rate of A High Performance Microprocessor, In Proceedings of ISCA 2004
2. K. R. Walcott et al., Dynamic Prediction of Architectural Vulnerability From Microarchitectural State, In Proceedings of ISCA 2007
3. S. Mukherjee et al., Detailed Design and Evaluation of Redundant Multithreading Alternatives, In Proceedings of ISCA 2002
4. M. K. Qureshi et al., Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, In Proceedings of MICRO 2006
5. S.S. Mukherjee et al., A Systematic Methodology to Compute the Architectural Vulnerability Factors of a High-Performance Microprocessor, In Proceedings of ISCA 2003
6. A. Biswas et al., Computing Architectural Vulnerability Factors for Address-Based Structures, In Proceedings of ISCA 2005
7. R. Rajkumar et al, A Resource Allocation Model for QoS Management, In Proceedings of Real-Time Systems Symposium, 1997
8. D. Ponomarev et al, Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Data-path Resources, In Proceedings of MICRO 2001
9. http://www.cs.binghamton.edu/~jsharke/m-sim/
10. V. Stojanovic et al., A Cost-Effective Implementation of an ECC-Protected Instruction Queue for Out-of-Order Microprocessors, In Proceedings of DAC 2006
11. V. K. Redd et al., Understanding Prediction-based Partial Redundant Threading for Low-Overhead, High-Coverage Fault Tolerance, In Proceedings of ASPLOS 2006