Functionally linear decomposition and synthesis of logic circuits for FPGAs

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 18-23

  Czajkowski, Tomasz S ^a   Brown, Stephen D ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Decomposition; Gaussian elimination; Linearity; Logic synthesis

Indexed keywords

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; SWITCHING CIRCUITS; SWITCHING THEORY;

DECOMPOSITION; DESIGN AUTOMATION CONFERENCE; GAUSSIAN ELIMINATION; LINEARITY; LOGIC SYNTHESIS;

LOGIC CIRCUITS;

EID: 51549094240     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555774     Document Type: Conference Paper

References (17)

1. T. Sasao, Switching Theory for Logic Synthesis, Kluwer Academic Publishers, 1999, ISBN 0-7923-8456-3.
2. S. L. Hurst, D. M. Miller, J. C. Muzio, Spectral Techniques in Digital Logic, Academic Press, London, 1985.
3. th DAC, June 1993, pp. 54-60.
4. M. Karpovsky, "Harmonic analysis over finite commutative groups in linearization problems for systems of logical functions," Inf. Contr., vol. 33, no. 2, Feb. 1977, pp. 142-165.
5. C. Yang, M. Ciesielski, and V. Singhal, "BDS: A BDD-Based Logic Optimization System," Proc. of Int. Conf. on Comp. Design, 1999, pp. 626-631.
6. N. Vemuri, P. Kalla, and R. Tessier, "BDD-based Logic Synthesis for LUT-based FPGAs," ACM Trans. On Design. Auto. of Electronic Devices, 2002, pp. 501-525.
7. M. Perkowski and S. Grygiel, "A Survey of Literature on Function Decomposition," A Final Report for Summer Faculty Research Program, Wright Laboratory, Sponsored by Air Force Office of Scientific Research, Boiling Air Force Base, DC and Wright Laboratory, September 1994.
8. W. Wan and M. A. Perkowski, "A New Approach to Decomposition of Incompletely Specified Multi-Output Functions Based on Graph Coloring and Local Transformations and its Applications to FPGA Mapping," Proc. Of. European DAC, 1992, pp. 230-235.
9. th Int. Symp. On MV Logic, 1994, pp. 97-106.
10. rd DAC, 1996, pp. 242-247.
11. th DAC, 1993, pp. 642-647.
12. C. Yang, V. Singhal, and M. Ciesielski, "BDD Decomposition for Efficient Logic Synthesis," Proc. Of the Int. Conf. On Comp. Design, 1999, pp. 626-631.
13. th Edition, Published by John Wiley & Sons Inc., 1994, ISBN 0-471058741-9.
14. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. On Computers, vol. C-35, August 1986, pp. 677-691.
15. Berkeley Logic Synthesis Group, ABC: A System for Sequential Synthesis and Verification, December 2005 Release. URL: http://www.eecs.berkeley.edu/ ̃alanmi/abc.
16. TT Hwang, R. M. Owens, and M. J. Irwin, "Exploiting Communication Complexity for Multilevel Logic Synthesis," IEEE Trans. On CAD, vol. 9, No. 10, Oct. 1990, pp. 1017-1027.
17. th IEEE Des. Auto. Conf, June 4-8, 2007, pp. 404-409.