메뉴 건너뛰기




Volumn , Issue , 2008, Pages 1449-1452

A parameterized design framework for hardware implementation of particle filters

Author keywords

Field programmable gate arrays; Parallel architectures; Recursive estimation

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS; PARALLEL ARCHITECTURES; PARTICLE FILTERING; RECURSIVE ESTIMATION;

EID: 51449109106     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2008.4517893     Document Type: Conference Paper
Times cited : (11)

References (8)
  • 1
    • 33746812694 scopus 로고    scopus 로고
    • Generic hardware architectures for sampling and resampling in particle filters
    • A. Athalye, M. Bolic, S. Hong and P. M. Djuric, "Generic hardware architectures for sampling and resampling in particle filters," EURASIP Journal on Applied Signal Processing, Vol. 2005 (2005), Issue 17, pp.2888-2902.
    • (2005) EURASIP Journal on Applied Signal Processing , vol.2005 , Issue.17 , pp. 2888-2902
    • Athalye, A.1    Bolic, M.2    Hong, S.3    Djuric, P.M.4
  • 4
    • 51449083743 scopus 로고    scopus 로고
    • Chu, P. , P., Jones, R., E., Design Techniques of FPGA Based Random Number Generator, Military and Aerospace Applications of Programmable Devices and Technologies Conf., The Johns Hopkins University - Applied Physics Laboratory, Sept. 1999.
    • Chu, P. , P., Jones, R., E., "Design Techniques of FPGA Based Random Number Generator," Military and Aerospace Applications of Programmable Devices and Technologies Conf., The Johns Hopkins University - Applied Physics Laboratory, Sept. 1999.
  • 5
    • 17044398565 scopus 로고    scopus 로고
    • Reconfigurable particle filter design using dataflow structure translation
    • S. Hong, X. Liang, P. M. Djuric, "Reconfigurable particle filter design using dataflow structure translation," IEEE Wkshp. on Signal Processing Systems, 2004, pp. 325-330.
    • (2004) IEEE Wkshp. on Signal Processing Systems , pp. 325-330
    • Hong, S.1    Liang, X.2    Djuric, P.M.3
  • 7
    • 51449087294 scopus 로고    scopus 로고
    • Design Methodology for Embedded Computer Vision Systems,
    • PhD thesis, Deptt. of Electrical and Computer Engineering, University of Maryland, College Park
    • S. Saha, "Design Methodology for Embedded Computer Vision Systems," PhD thesis, Deptt. of Electrical and Computer Engineering, University of Maryland, College Park, 2007.
    • (2007)
    • Saha, S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.