Memory model effects on application performance for a lightweight multithreaded architecture

IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM

Volumn , Issue , 2008, Pages

  Li, Sheng ^a   Kuntz, Shannon ^a   Kogge, Peter ^a   Brockman, Jay ^a  

^a University of Notre Dame   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER NETWORKS; CONFORMAL MAPPING; DISTRIBUTED PARAMETER NETWORKS;

MULTITHREADED ARCHITECTURES; PARALLEL AND DISTRIBUTED PROCESSING; PROGRAMMING MODELS;

DATA STORAGE EQUIPMENT;

EID: 51049083173     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2008.4536356     Document Type: Conference Paper

References (14)

1. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. In Proceedings, 1990 International Conference on Supercomputing, pages 1-6, Amsterdam, June 1990.
2. J. B. Brockman, P. M. Kogge, V. W. Freeh, S. K. Kuntz, and T. L. Sterling. Microservers: A new memory semantics for massively parallel computing. In Conference Proceedings of the 1999 International Conference on Supercomputing, pages 454-463, Rhodes, Greece, June 20-25, 1999. ACM SIGARCH.
3. B. Chamberlain, D. Callahan, and H. Zima. Parallel programmability and the chapel language. Int. J. High Perform. Comput. Appl., 21(3):291-312, 2007.
4. D. E. Culler, S. C. Goldstein, K. E. Schauser, and T. Von Eicken. TAM - A compiler controlled Threaded Abstract Machine. Journal of Parallel and Distributed Computing, 18(3):347-370, July 1993.
5. W. J. Dally, J. A. S. Fiske, J. S. Keen, R. A. Lethin, M. D. Noakes, P. R. Nuth, R. E. Davison, and G. A. Fyler. The message-driven processor. IEEE Micro, pages 23-39, Apr. 1992.
6. T. El-Ghazawi, W. Carlson, T. Sterling, and K. Yelick. UPC: Distributed Sharend Memory Programming. Wiley Series on Parallel and Distributed Computing. John Wiley and Sons, Inc., Hoboken, NJ, 2005.
7. Y. Feldman, N. Dershowitz, and Z. Hanna. Parallel multithreaded satisfiability solver: Design and implementation. Electr. Notes Theor. Comput. Sci., 128(3):75-90, 2005.
8. J. Feo, D. Harper, S. Kahan, and P. Konecny. ELDORADO. In Proceedings of the 2nd conference on Computing frontiers, pages 28-34, Ischia, Italy, 2005. ACM Press.
9. H. H. Hoos and T. Stützle. SATLIB: An Online Resource for Research on SAT. In I.P.Gent, H.v.Maaren, and T.Walsh, editors, SAT2000, pages 283-292. IOS Press, 2000.
10. P. M. Kogge and L. Yerosheva. Towards non-copying, highly multi-threaded bcps. Technical report cascade internal technical report, University of Notre Dame, 2006.
11. S. Li, A. Kashyap, S. Kuntz, J. Brockman, P. Kogge, P. Springer, and G. Block. A heterogeneous lightweight multithreaded architecture. ipdps, 0:486, 2007.
12. R. S. Nikhil and Arvind. Can dataflow subsume von Neumann computing? In Proceedings of the 16th Annual International Symposium on Computer Architecture, pages 262-272, June 1989.
13. M. D. Noakes, D. A. Wallach, and W. J. Dally. The J-machine multicomputer: An architectural evaluation. In L. Bic, editor, Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 224-236, San Diego, CA, May 1993. IEEE Computer Society Press.
14. G. M. Papadopoulos and D. E. Culler. Monsoon: An explicit token-store architecture. In 17th International Symposium on Computer Architecture, number 18(2) in ACM SIGARCH Computer Architecture News, pages 82-91, Seattle, Washington, May 28-31, June 1990.