An adaptive fault-tolerant memory system for FPGA-based architectures in the space environment

Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007

Volumn , Issue , 2007, Pages 250-257

  Fay, Dan ^a   Shye, Alex ^a   Bhattacharya, Sayantan ^a   Connors, Daniel A ^a   Wichmann, Steve ^b  

^a UNIVERSITY OF COLORADO   (United States)

^b Redefine Technologies

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY SYSTEMS; SPACE SYSTEMS;

COMPUTER CONTROL SYSTEMS; COMPUTER NETWORKS; ERRORS; FAULT TOLERANCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IONIZING RADIATION; QUALITY ASSURANCE; RELIABILITY;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 50949093816     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2007.25     Document Type: Conference Paper

References (21)

1. Single-event effects in fpgas. Web site: http://www.actel.com/documents/ FirmErrorPIB.pdf, 2006.
2. Alpha ev7 processor: A high-performance tradition continues, April 2002. Web site: http://h18002.www1.hp.com/alphaserver/download/Compaq EV7 Wp.pdf.
3. S. W. et al. Partial reconfiguration across fpgas. In Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies Conference, Septem-ber 2006.
4. D. S. Katz and P. L. Springer. Development of a spaceborne embedded cluster. In Proceedings of the IEEE International Conference on Cluster Computing, November 2000.
5. D. Locklear. Chipkill correct memory architec-ture technology brief, August 2000. Web site: http://www.ece.umd.edu/courses/enee759h.S2003/ references/chipkill.pdf.
6. C.-K. Luk and et al. Pin: Building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM SIGPLAN 2005 Conference on Programming Language Design and Implementation, June 2005.
7. Scs750 single board computer for space. Web site: http://www.maxwell.com/ pdf/me/product_datasheets/sbc/scs750 rev6.pdf, February 2007.
8. N. Rollins, M. J.Wirthlin, M. Caffrey, and P. Graham. Eval-uating tmr techniques in the presence of single event up-sets. In Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies Conference, September 2003.
9. Map processor, 2006. Web site: http://srccomputers.com/Product Sheets/SRC_ MAP_69226-BD.pdf.
10. Tmrtool product information brief. Web site: http://www.xilinx.com/esp/ mil aero/collateral/tmrtool_sellsheet_wr.pdf, 2006.
11. C. Weaver, J. Emer, S. S. Mukherjee, and S. K. Reinhardt. Techniques to reduce the soft error rate of a high-performance microprocessor. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), 2004.
12. Hypertransport single-ended slave, October 2003. Web site: http://www.xilinx.com/systemio/htses/hypertransport_ds.pdf.
13. Microblaze processor reference guide. Web site: http://www.xilinx.com/ ise/embedded/mb_ref_guide.pdf, June 2006.
14. Pci 64/32 interface v3 and v4. Web site: http://www.xilinx.com/partinfo/ pci/pci_ds207.pdf, July 2006.
15. Pci express endpoint cores v3.3. Web site: http://www.xilinx.com/bvdocs/ ipcenter/data_sheet/pci exp ep ds506.pdf, September 2006.
16. Pci-x interface v5 and v6. Web site: http://www.xilinx.com/pci/docs/ pcix_6466/pcix_ds208.pdf, July 2006.
17. Rapidio logical (i/o) and transport layer interface v3.1. Web site: http://www.xilinx.com/ipcenter/catalog/logicore/docs/rio_log_io_ds.pdf, July 200.
18. Serial rapidio physical layer core v3.1. Web site: http://www.xilinx.com/ bvdocs/ipcenter/data_sheet/srio_phy_ds.pdf, July 2006.
19. Virtex-ii pro and virtex-ii pro x platform fpgas: Complete data sheet. Web site: http://direct.xilinx.com/bvdocs/publications/ds083.pdf, October 2005.
20. Xilinx ds112 virtex-4 family overview, data sheet. Web site: http://direct.xilinx.com/bvdocs/publications/ds112.pdf, January 2007.
21. Xilinx university program virtex-ii pro development system. Web site: http://digilentinc.com/Data/Products/XUPV2P/XUPV2P_User_Guide.pdf, March 2005.