메뉴 건너뛰기




Volumn , Issue , 2007, Pages 975-978

A VLSI architecture for a run-time multi-precision reconfigurable booth multiplier

Author keywords

[No Author keywords available]

Indexed keywords

BOOTH MULTIPLIERS; RE-CONFIGURABLE;

EID: 50649085679     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2007.4511155     Document Type: Conference Paper
Times cited : (17)

References (10)
  • 1
    • 0029267856 scopus 로고
    • A 4.4 ns CMOS 54 x 54-b Multiplier Using Pass-Transistor Multiplexer
    • March
    • N. Ohkubo et al., "A 4.4 ns CMOS 54 x 54-b Multiplier Using Pass-Transistor Multiplexer", IEEE J. of Solid-State Circuits, Vol. 30, No. 3, pp. 251-257, March 1995.
    • (1995) IEEE J. of Solid-State Circuits , vol.30 , Issue.3 , pp. 251-257
    • Ohkubo, N.1
  • 2
    • 0037699708 scopus 로고    scopus 로고
    • 54×54-bit Radix-4 Multiplier based on Modified Booth Algorithm
    • K.-S. Cho et al., "54×54-bit Radix-4 Multiplier based on Modified Booth Algorithm", GLSVLSI'03, pp.233-237, 2003.
    • (2003) GLSVLSI'03 , pp. 233-237
    • Cho, K.-S.1
  • 5
    • 14844323651 scopus 로고    scopus 로고
    • A Power-Aware Scalable Pipelined Booth Multiplier
    • H. Lee, "A Power-Aware Scalable Pipelined Booth Multiplier", IEEE Int. SOC Conference, pp. 123-126, 2004.
    • (2004) IEEE Int. SOC Conference , pp. 123-126
    • Lee, H.1
  • 6
    • 0038375765 scopus 로고    scopus 로고
    • A Novel 32-bit Scalable Multplier Architecture
    • Y. Kolla et al., "A Novel 32-bit Scalable Multplier Architecture", GLSVLSI'03, pp. 241-244, 2003.
    • (2003) GLSVLSI'03 , pp. 241-244
    • Kolla, Y.1
  • 8
    • 0013235901 scopus 로고
    • The IBM system 360/91 floating point execution unit
    • Jan
    • F. S. Anderson et al., "The IBM system 360/91 floating point execution unit," IBM J. Res. Develop., vol.11, pp. 34-53, Jan. 1967.
    • (1967) IBM J. Res. Develop , vol.11 , pp. 34-53
    • Anderson, F.S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.