Auto-adaptive reconfigurable architecture for scalable multimedia applications

Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007

Volumn , Issue , 2007, Pages 139-145

  Zhang, Xun ^a   Rabah, Hassan ^a   Weber, Serge ^a  

^a UNIVERSITÉ DE LORRAINE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVITY; MULTIMEDIA APPLICATIONS; RE-CONFIGURABLE ARCHITECTURE;

DYNAMIC MODELS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); WAVELET TRANSFORMS;

ADAPTIVE SYSTEMS;

EID: 50649084446     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2007.34     Document Type: Conference Paper

References (12)

1. S. Mallat, "A Theory for Multiresolution Signal Decomposition: The Wavelet Representation", IEEE Transactions on Pattern Analysis and Machine Intellignece, Vol. 11, no. 7, pp674-693, July 1989.
2. S. Kavish, S. Srinivasan "VLSI Implementation of 2-D DWT/IDWT Cores using 9/7-tap filter banks based on the Non-expansive Symmetric Extension Scheme", IEEE,Proceedings of the 15th International Conference on VLSI Design(VLSID'02) 2002.
3. Sze-Wei Lee, Soon-Chieh Lim "VLSI Design of a Wavelet Processing Core," IEEE Transactions on circuits and systems for video technology, vol. 16, no.11, November 2006
4. Po-Chich Tseng, Chao-Tsung Huang, and Liang-Gee Chen "Reconfigurable discrete wavelet transform architecture for advanced multimedia systems" Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on Volume , Issue , 27-29 Aug. 2003 Page(s): 137-141
5. M.A. Trenas, J.Lopez, and E.L. Zapata " A Configurable architecture for the Wavelet Packet Transform," The journal of VLSI Signal Processing, vol, 32, issue 3, pp. 151-163, November 2002.
6. P.Jamkhandi, A.Mukherjee, K. Mukherjee, and R. Franceschini, "Parallel ardwaresoftware architecture for computation of discretewavelet transform using the recursive merge filtering algorithm," in Proc. Int. Parallel Distrib. Process. Symp. Workshop, 2000, pp. 250-256.
7. A. Petrovsky, T. Laopoulos, V. Golovko, R. Sadykhov, and A. Sachenko, "Dynamic instructor set computer architecture of wavelet packet processor for real-time audio signal compression systems," in Proc. 2nd ICNNA, Feb. 2004, pp. 422-424.
8. texas,www.ti.com
9. W.Sweldens, "The Lifting Scheme: A Custum-Design Construction of Biorthogonal Wavelets," applied and computational Harmonic Analysis 3, pp 186-200, 1996.
10. Datasheet.V4,Xilinx, Inc.2004. "Virtex-4 Data sheet", Xilinx Inc. San Jose, CA
11. XAPP-290,Xilinx Inc. "Two flows for partial reconfiguration: module-based or difference based." Xilinx App. Note 290 Sep., 2004
12. http://www.xilinx.com/bvdocs/ipcenter/data_sheet/opb_hwicap.pdf