Synchronization for subsampling digital UWB receiver: A holistic approach

2007 IEEE International Conference on Ultra-Wideband, ICUWB

Volumn , Issue , 2007, Pages 828-833

  Vanderperren, Yves ^a   Leus, Geert ^b   Dehaene, Wim ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ARSENIC; DIGITAL ARITHMETIC; INTEGRATED CIRCUITS; RADIO RECEIVERS; TELECOMMUNICATION SYSTEMS; WIRELESS TELECOMMUNICATION SYSTEMS;

ART DESIGN; ASIC DESIGNS; DENSE MULTIPATH; DESIGN SPACES; HIGH-SPEED COMMUNICATIONS; HOLISTIC APPROACHES; INTERDISCIPLINARY ANALYSIS; INTERNATIONAL CONFERENCES; NYQUIST RATES; PULSED UWB; SYSTEM LEVELS; ULTRA WIDE BANDS; UWB RECEIVERS; UWB SYSTEMS;

BROADBAND NETWORKS;

EID: 50249164818     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICUWB.2007.4381059     Document Type: Conference Paper

References (18)

1. M. Chen and R. Brodersen, "A Subsampling UWB Impulse Radio Architecture Utilizing Analytic Signaling," IEICE Trans. Electronics, vol. E88-C, no. 6, pp. 1114-1121, 2005.
2. Y. Vanderperren, W. Dehaene, and G. Leus, "A Flexible Low Power Sub-sampling UWB Receiver Based on Line Spectrum Estimation Methods," in Proc. IEEE Int. Conf. on Comm., 2006.
3. S. Aedudodla, S. Vijayakumaran, and T. Wong, "Timing Acquisition in Ultra-wideband Communication Systems," IEEE Trans. Vehic. Tech., vol. 54, no. 5, pp. 1570-1583, 2005.
4. J. Chen and Z. Zhou, "Overview of Synchronization in DS-UWB," in Proc. IEEE Symp. Comm. and Inf. Tech., 2005.
5. R. Djapic, G. Leus, A.-J. van der Veen, and A. Trindade, "Blind Synchronization in Asynchronous UWB Networks Based on the Transmit-Reference Scheme," EURASIP J. Wireless Comm. Netw., 2006.
6. L. Yang and G. Giannakis, "Timing Ultra-Wideband Signals with Dirty Templates," IEEE Trans. Comm., vol. 53, no. 11, pp. 1952 - 1963, 2005.
7. E. Homier, "Synchronization of Ultra-Wideband Signals in the Dense Multipath Channel," Ph.D. dissertation, Univ. Southern Calif., 2004.
8. I. Maravić and M. Vetterli, "Low-Complexity Subspace Methods for Channel Estimation and Synchronization in Ultra-Wideband Systems," in Int. Workshop on UWB Systems, 2003.
9. J. Zhang et al., "Principal Components Tracking Algorithms for Synchronization and Channel Identification in UWB Systems," in IEEE 8th Int. Symp. Spread Spectrum Tech. and Appl., 2004, pp. 369-373.
10. M. Vetterli, P. Marziliano, and T. Blu, "Sampling Signals w. Finite Rate of Innovation," IEEE Trans. Signal Proc., vol. 50, pp. 1417-1428, 2002.
11. R. P. Brent, F. T. Luk, and C. V. Loan, "Computation of the Singular Value Decomposition Using Mesh-Connected Processors," J. VLSI Computer Systems, vol. 1, no. 3, pp. 243-270, 1985.
12. N. D. Hemkumar, "A Systolic VLSI Architecture for Complex SVD," Master's thesis, Rice University, 1991.
13. J. Foerster, "Channel Modeling Sub-Committee Report Final (IEEE P802.15-02/490rl-SG3a)," 2003.
14. Y. Vanderperren, G. Leus, and W. Dehaene, "An Approach for Sprecifying the ADC and AGC Requirements for UWB Digital Receivers," in IET Seminar on UWB Syst., Technologies and Applic., 2006.
15. V. Poor, An Introd. to Signal Detection and Estimation. Springer, 1994.
16. Xilinx, System Generator for DSP v9.1 User Guide, 2007.
17. B. Richards, C. Chang, and R. Brodersen, "DSP System Design using the BEE Hardware Emulation Environment," in Proc. 37th Asilomar Conf. Sig., Syst. and Comp., 2003.
18. Xilinx App. Note 059, "Gate Count Capacity Metrics for FPGAs."