|
Volumn , Issue , 2006, Pages
|
A theoretical framework for on-chip stochastic communication analysis
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FAULT TOLERANCE;
MICROPROCESSOR CHIPS;
QUALITY ASSURANCE;
RELIABILITY;
COMMUNICATION ANALYSIS;
DESIGN IMPLICATIONS;
DESIGN UNCERTAINTY;
INTERNATIONAL CONFERENCES;
MANUFACTURABILITY;
NANO SCALING;
NANO-NET;
NANO-NETWORKS;
ON CHIPS;
ON-CHIP COMMUNICATIONS;
ON-CHIP MULTIPROCESSOR;
SYSTEM LEVELS;
VLSI TECHNOLOGIES;
COMMUNICATION;
|
EID: 50149089115
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/NANONET.2006.346230 Document Type: Conference Paper |
Times cited : (6)
|
References (13)
|