Complexity of collective communications on NoCs

PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering

Volumn , Issue , 2006, Pages 127-132

  Jaroš, Jiří ^a   Ohlídal, Miloš ^a   Dvořák, Václav ^a  

^a BRNO UNIVERSITY OF TECHNOLOGY   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

COLLECTIVE COMMUNICATIONS; COMMUNICATION OVERHEADS; COMMUNICATION PERFORMANCE; FULL-DUPLEX; LOWER COMPLEXITY; MANUFACTURABILITY; NETWORKS ON CHIPS; REAL VALUES; RING NETWORKS; WORMHOLE SWITCHING;

COMMUNICATION; NETWORKS (CIRCUITS); PARALLEL ARCHITECTURES;

PARALLEL PROCESSING SYSTEMS;

EID: 50049135890     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PARELEC.2006.25     Document Type: Conference Paper

References (7)

1. A. Jantsch, H. Tenhunen, Networks on Chip, Kluwer Academic Publ., Boston, 2003.
2. A. Ivanov, G. De Micheli, "Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research", IEEE Design&Test of Computers, IEEE Los Alamitos CA, Sept.-Oct. 2005, pp. 399-403. (Pubitemid 41522727)
3. Karim, F., Nguyen, A.: An Interconnect Architecture for Networking Systems on Chips. IEEE Micro, Sept. - Oct. 2002, pp.36-45. (Pubitemid 35421747)
4. Duato, J., Yalamanchili, S.: Interconnection Networks -An Engineering Approach, Morgan Kaufman Publishers, Elsevier Science, 2003
5. Ocenasek, J.: Parallel Estimation of Distribution Algorithms, PhD. Thesis, Faculty of Information Technology, Brno University of Technology, Brno, Czech Rep., 2002.
6. Jaroš, J., Ohlidal, M., Dvorak, V.: Evolutionary Design of Group Communication Schedules for Interconnection Networks. Lecture Notes in Computer Sciences 3733, Berlin, DE, Springer, 2005, s. 472-481.
7. Schmaltz, J., Borrione, D.: A Generic On Chip Network Model. Tima Lab. Research Report ISRN TIMA-RR-05/03-06-FR, 2005.