Communication performance of mesh- and ring-based NoCs

Proceedings - 7th International Conference on Networking, ICN 2008

Volumn , Issue , 2008, Pages 156-161

  Dvorak, Vaclav ^a  

^a BRNO UNIVERSITY OF TECHNOLOGY   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

COLLECTIVE COMMUNICATIONS; COMMUNICATION PERFORMANCES; COMPUTING NODES; INTERNATIONAL CONFERENCES; LINK BANDWIDTHS; LOWER BOUNDS; MANUFACTURABILITY; MULTI CORES; NETWORKS-ON-CHIP; ON-CHIP INTERCONNECTION NETWORKS; PARALLEL APPLICATIONS; PARALLEL PERFORMANCE; PERFORMANCE PREDICTIONS; START UPS; UPPER BOUNDS; WORMHOLE SWITCHING;

CLARIFICATION; CONTROL THEORY; ELECTRIC NETWORK TOPOLOGY; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; SECURITY OF DATA; TELECOMMUNICATION NETWORKS;

MESH GENERATION;

EID: 50049131131     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICN.2008.53     Document Type: Conference Paper

References (7)

1. Ivanov, A., De Micheli, G.: "Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research", IEEE Design&Test of Computers, Vol.22. No.5, Sept.-Oct. 2005, pp. 399-403.
2. Jantsch, A., Tenhunen H.: Networks on Chip, Kluwer Academic Publ., Boston, 2003.
3. Intel Tera-scale Computing, 2007. www.intel.com/research/platform/ terascale/index.htm
4. Duato, J., Yalamanchili, S.: Interconnection Networks - An Engineering Approach, Morgan Kaufman Publishers. Elsevier Science, 2003.
5. Jaroš J., Ohlídal M., Dvořák V.: Complexity of Collective Communications on NoCs, In: Proc. of 5th International Symposium on Parallel Computing in Electrical Engineering, IEEE CS Press, 2006, Los Alamitos, CA, US, pp. 127-132.
6. Hennessy, J.L., Patterson, D.A.: Computer Architecture - A Quantitative Approach. 4th Edition, Morgan Kaufman Publishers, Inc., 2006.
7. McKinley, P.K., Tsai, Y., Robinson, D.F.: "Collective Communication in Wormhole-Routed Massively Parallel Computers," Computer, vol. 28, no. 12, pp. 39-50, December, 1995.