메뉴 건너뛰기




Volumn , Issue , 2006, Pages

Dynamic reconfiguration: Core relocation via partial bitstreams filtering with minimal overhead

Author keywords

[No Author keywords available]

Indexed keywords

BIT STREAMS; DYNAMIC RE-CONFIGURATION; HARDWARE FUNCTIONALITIES; INTERNATIONAL SYMPOSIUM; NEW APPROACHES; PARTIAL RECONFIGURATION; RE-CONFIGURABLE COMPUTING; RUN-TIME; SINGLE MODULES; SPACE ALLOCATION; SYSTEM ON CHIPS;

EID: 50049103264     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSOC.2006.322008     Document Type: Conference Paper
Times cited : (25)

References (9)
  • 1
    • 33847169515 scopus 로고    scopus 로고
    • Exploiting partial dynamic reconfiguration for soc design of complex application on fpga platforms
    • Alberto Donato, Fabrizio Ferrandi, Marco D. Santambrogio, and Donatella Sciuto. Exploiting partial dynamic reconfiguration for soc design of complex application on fpga platforms. In IFIP VLSI-SOC 2005, 2005.
    • (2005) IFIP VLSI-SOC 2005
    • Donato, A.1    Ferrandi, F.2    Santambrogio, M.D.3    Sciuto, D.4
  • 5
    • 50049116994 scopus 로고    scopus 로고
    • Module based or small bit manipulations
    • Xilinx Inc. Two flows for partial reconfiguration:, May
    • Xilinx Inc. Two flows for partial reconfiguration: Module based or small bit manipulations. XAPP290, May 2002.
    • (2002) XAPP290
  • 6
    • 0003740827 scopus 로고    scopus 로고
    • Washington University, Department of Computer Science, Technical Report WUCS-01-13
    • July
    • Edson Horta and John W. Lockwood. Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fbgas). Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.
    • (2001)
    • Horta, E.1    Lockwood, J.W.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.