System-on-programmable-chip approach enabling online fine-grained 1D-placement

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 1923-1930

  Kalte, H ^a   Porrmann, M ^a   Ruckert U ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; DATA TRANSFER; DATABASE SYSTEMS; DYNAMIC RANDOM ACCESS STORAGE; FIELD PROGRAMMABLE GATE ARRAYS; INTELLECTUAL PROPERTY; ONE DIMENSIONAL; ONLINE SEARCHING; SCHEDULING; STATIC RANDOM ACCESS STORAGE; TRANSISTORS;

CONFIGURABLE LOGIC BLOCKS (CLB); PROGRAMMABLE CHIPS; RECONFIGURABLE SYSTEMS; XILINX VIRTEX DEVICES;

MICROPROCESSOR CHIPS;

EID: 12444297976     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. E. Horta, J. W. Lockwood. PARBIT: a tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs), Tech. Rep. WUCS-01-13, Washington University, July 2001.
2. K. Danne, C. Bobda and H. Kalte. Run-time Exchange of Mechatronic Controllers Using Partial Hardware Reconfiguration. In Proc. of the International Conference on Field Programmable Logic and Applications (FPL2003), Lisbon, Portugal, Sept. 2003.
3. J. Teich, S. P. Fekete, J. Schepers. Optimization of Dynamic Hardware Reconfigurations. The Journal of Supercomputing 19(1): 57-75, 2001.
4. H. Kalte, M. Porrmann and U. Rückert. A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs. IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002.
5. D. Langen, J.-C. Niemann, M. Porrmann, H. Kalte, U. Rückert. Implementation of a RISC Processor Core for SoC Designs-FPGA Prototype vs. ASIC Implementation, IEEE Workshop Heterogeneous Reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002.
6. ARM. AMBA Specification (Rev. 2.0), 1999.
7. H. Kalte, D. Langen, E. Vonnahme, A. Brinkmann and U. Rückert. Dynamically Reconfigurable System-on-Programmable-Chip. In Proc. of the 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing (PDP2002), Gran Canada, Spain, 2002.
8. E. Horta, J. Lockwood, D. Taylor, D. Parlour. Dynamic Hardware Plugins in an FPGA with Partial Run-time Reconfiguration, Design Automation Conference (DAC), New Orleans, LA, June 2002.
9. C. Steiger, H. Walder, M. Platzner. Heuristics for Online Scheduling Real-time Tasks to Partially Reconfigurable Devices, Proceedings of the 13th International Conference on Field Programmable Logic and Application (FPL'03), Sept. 2003.
10. G. Brebner, O. Diessel. Chip-based reconfigurable task management. In Proc. of the International Conference on Field Programmable Logic and Applications (FPL2001), pages 182-191, Belfast, Northern Ireland, Aug. 2001.
11. O. Diessel, H. Elgindy. On dynamic task scheduling for FPGA-based systems, International Jounal of Foudations of Computer Science, Vol. 12, No. 5, World Scientific Publishing Company, Singapore, 2001.
12. S. Singh, P. James-Roxby. Lava and JBits: From HDL to Bitstream in Seconds, Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), CA, April 2001.
13. B. Blodget, P. James-Roxby, E. Keller, S. McMillan, P. Sundararajan. A self-reconfiguring platform, In Proc. of the Intern. Conference on Field Programmable Logic and Applications (FPL2003), Lisbon, Portugal, Sept. 2003.
14. M. Dyer, C. Plessl, M. Platzner. Partially Reconfigurable Cores for Xilinx Virtex, Field-Programmable Logic and Applications (FPL'02). Sept. 2002.
15. Xilinx Application Notes 151. Virtex Series Configuration Architecture User Guide, 2000, http://www.xilinx.com.
16. Xilinx Application Notes 290. Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations, 2002, http://www.xilinx.com.