A same/different fault dictionary: An extended pass/fail fault dictionary with improved diagnostic resolution

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1474-1479

  Pomeranz, Irith ^a   Reddy, Sudhakar M ^b  

^a PURDUE UNIVERSITY   (United States)

^b University of Iowa   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HEALTH; INDUSTRIAL ENGINEERING;

DIAGNOSTIC RESOLUTION;

TESTING;

EID: 49749147116     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484882     Document Type: Conference Paper

References (23)

1. M. Abramovici, M. A. Breuer and A. D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, 1995.
2. R. E. Tulloss, "Size Optimization of Fault Dictionaries", in Proc. Semiconductor Test Conf. , 1978, pp. 264-265.
3. R. E. Tulloss, "Fault Dictionary Compression: Recognizing when a Fault May Be Unambiguously Represented by a Single Failure Detection", in Proc. Test Conf., Nov. 1980, pp. 368-370.
4. J. Richman and K. R. Bowden, "The Modern Fault Dictionary", in Proc. Intl. Test Conf., Sept. 1985, pp. 696-702.
5. V. Ratford and P. Keating, "Integrating Guided Probe and Fault Dictionary: An Enhanced Diagnostic Approach", in Proc. Intl. Test Conf., 1986, pp. 304-311.
6. R. C. Aitken and V. K. Agarwal, "A Diagnosis Method Using Pseudo-Random Vectors Without Intermediate Signatures", in Proc. Intl. Conf. on Computer-Aided Design, Nov. 1989, pp. 574-577.
7. S. D. Millman, E. J. McCluskey and J. M. Acken, "Diagnosing CMOS Bridging Faults with Stuck-at Fault Dictionaries", in Proc. Intl. Test Conf., Sept. 1990, pp. 860-870.
8. P. G. Ryan, S. Rawat and W. K. Fuchs, "Two-Stage Fault Location", in Proc. 1991 Intl. Test Conf., Oct. 1991, pp. 963-968.
9. I. Pomeranz and S. M. Reddy, "On the Generation of Small Dictionaries for Fault Location", in Proc. Intl. Conf. on Computer-Aided Design, Nov. 1992, pp. 272-279.
10. P. G. Ryan, W. K. Fuchs and I. Pomeranz, "Fault Dictionary Compression and Equivalence Class Computation for Sequential Circuits", in Proc. Intl. Conf. on Computer-Aided Design, Nov. 1993, pp. 508-511.
11. I. Pomeranz, "On Pass/Fail Dictionaries for Scan Circuits", in Proc. 10th Asian Test Symp., Nov. 2001, pp. 51-56.
12. D. B. Lavo and T. Larrabee, "Making Cause-Effect Cost Effective: Low-Resolution Fault Dictionaries", in Proc. Intl. Test Conf., Oct. 2001, pp. 278-286.
13. P. Bernardi, M. Grosso, M. Rebaudengo and M. Sonza Reorda, "A Pattern Ordering Algorithm for Reducing the Size of Fault Dictionaries", in Proc. VLSI Test Symposium, Apr. 2006, pp. 386-391.
14. W. Zou, W.-T. Cheng, S. M. Reddy and H. Tang, "Speeding Up Effect-Cause Defect Diagnosis Using a Small Dictionary", in Proc. VLSI Test Symp., 2007, Paper 6B-2.
15. M. Abramovici and M. A. Breuer, "Fault Diagnosis Based on Effect-Cause Analysis: An Introduction", in Proc. 17th Design Autom. Conf, June 1980, pp. 69-76.
16. M. Abramovici, "A Maximal Resolution Guided-Probe Testing Algorithm", in Proc of Design Autom. Conf., June 1981, pp. 189-195.
17. Y. Azounamian and J. A. Waicukauski, "Fault Diagnosis in an LSSD Environment", in Proc. Intl. Test Conf., Sept. 1981, pp. 86-88.
18. J. Savir and J. P. Roth, "Testing for, and Distinguishing between Failures", in Proc. 12th Intl. Symp. on Fault-Tolerant Computing, June 1982, pp. 165-172.
19. J. A. Waicukauski, V. P. Gupta and S. T. Patel, "Diagnosis of BIST Failures by PPSFP Simulation", in Proc. Intl. Test Conf., Sept. 1987, pp. 480-484.
20. J. A. Waicukauski and E. Lindbloom, "Failure Diagnosis of Structured VLSI", IEEE Design and Test of Computers, Aug. 1989, pp. 49-60.
21. M. Marzouki, J. Laurent and B. Courtois, "Coupling Electron-Beam Probing with Knowledge-Based Fault Localization", in Proc. Intl. Test Conf., Oct. 1991, pp. 238-247.
22. S. Venkataraman and S. B. Drummonds, "POIROT: A Logic Fault Diagnosis Tool and its Applications", in Proc. Intl. Test Conf., Oct. 2000, pp. 253-262.
23. T. Bartenstein, D. Heaberlin, L. Huisman and D. Sliwinski, "Diagnosing Combinational Logic Designs Using the Single Location At-A-Time (SLAT) Paradigm", in Proc. Intl. Test Conf., 2001, pp. 287-296.