1V 10-bit successive approximation ADC for low power biomedical applications

European Conference on Circuit Theory and Design 2007, ECCTD 2007

Volumn , Issue , 2007, Pages 196-199

  Chow, Hwang Cherng ^a   Chen, Yi Hung ^a  

^a CHANG GUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; CIRCUIT THEORY; MEDICAL APPLICATIONS; SIGNAL TO NOISE RATIO;

BIOMEDICAL APPLICATIONS; CHARGE RECYCLING; EFFECTIVE NUMBER OF BITS; OFFSET CANCELLATION; POST LAYOUT SIMULATION; RAIL-TO-RAIL INPUT; SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTERS; SUCCESSIVE-APPROXIMATION ADC;

ANALOG TO DIGITAL CONVERSION;

EID: 49749109869     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCTD.2007.4529570     Document Type: Conference Paper

References (6)

1. B.P. Ginsburg and A.P. Chandrakasan, "An Energy-Efficent Charge Recycling Approach for a SAR Converter With Capacitive DAC," IEEE. International Symposium on Circuit and Systems, Vol. 1, May 2005, pp. 184-187
2. C. J. Huang and H. Y. Huang, "A Low-Voltage CMOS Rail-to Rail Operational Amplifier Using Double P-Channel Differential Input Pairs," IEEE. International Symposium on Circuits and Systems, Vol. 1, May 2004, pp. 673-676
3. T. Lehmann., M. Cassia., "1-V Power Supply CMOS Cascode Amplifier," IEEE Journal of Solid States Circuits, Vol. 36, No. 7, July 2001, pp. 1082-1086
4. S. Mortezapour, E.K.F. Lee, "A 1-V, 8-Bits Successive Approximation ADC in Standard CMOS Process," IEEE Journal of Solid State Circuits, Vol. 35, No. 4, April, 2000, pp. 642-646
5. J. Sauerbrey, D. S. Landsiedel., R. Thewes, "A 0.5V 1-uW Successive Approximation ADC," IEEE Journal of Solid States Circuits, Vol. 38, No. 7, July 2003, pp. 1261-1265
6. H. C. Chow, B.W. Chen, H. C. Chen, W. S. Feng, "A 1.8V, 0.3mW, 10-bit SA-ADC with New Self-timed Timing Control for Biomedical Applications," IEEE International Symposium on Circuits and Systems, Vol. 1, May 2005, pp. 736-739