Improving the efficiency of power management techniques by using Bayesian classification

Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008

Volumn , Issue , 2008, Pages 178-183

  Jung, Hwisung ^a   Pedram, Massoud ^a  

^a University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BAYESIAN NETWORKS; CLASSIFICATION (OF INFORMATION); ELECTRONICS ENGINEERING; ENERGY CONSERVATION; ENERGY MANAGEMENT; INDUSTRIAL MANAGEMENT; PERMANENT MAGNETS; PHASE MEASUREMENT; POWDER METALLURGY; SUPERVISED LEARNING; TABLE LOOKUP;

ARRIVAL RATES; BAYESIAN CLASSIFICATION; BAYESIAN CLASSIFIERS; DYNAMIC POWER MANAGEMENT; ELECTRONIC DESIGNS; ENERGY SAVINGS; FREQUENCY SETTING; INPUT FEATURES; INTERNATIONAL SYMPOSIUM; LOOK-UP TABLE; MULTI-CORE PROCESSORS; OPTIMAL POWER; POWER MANAGEMENT TECHNIQUES; PROCESSOR CORES; SERVICE QUEUE; SYSTEM PERFORMANCES;

ELECTRIC POWER MEASUREMENT;

EID: 49749106287     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2008.4479722     Document Type: Conference Paper

References (19)

1. Y-H. Lu, and G. De. Micheli, "Comparing System-Level Power Management Policies," IEEE Design & Test of Computers, Vol. 18,Issue 2, Mar-Apr. 2001.
2. A. Naveh, et al., "Power and Thermal Management in Intel Core Duo Processor," Intel Technology Journal, Vol. 10, Issue 2, May, 2006.
3. Dual-Core Processor Power and Thermal Design Guide, Mar., 2006. http://www.amd.com
4. H. Jung, and M. Pedram, "Continuous Frequency Adjustment Technique based on Dynamic Workload Prediction," Proc. of Int'l Conf. on VLSI Design, Jan., 2008.
5. A. Iyer, and D. Marculescu, "Power Efficiency of Voltage Scaling in Multiple Clock, Multiple Voltage Cores," Proc. of Int'l Conf. on Computer Aided Design, Nov., 2002.
6. th Symposium on Microarchitecture, Dec., 2003.
7. th Symposium on HPCA, Feb., 2005.
8. K. Lee, et al, "Low-power Network-on-Chip for High-Performance SoC design," IEEE Trans. on VLSI, Vol. 14, Issue 2, Feb., 2006.
9. E. Chung, L. Benini, and G. De Micheli, "Dynamic Power Management Using Adaptive Learning Tree," Proc. of ICCAD, Nov., 1999.
10. G. Dhiman, and T. S. Rosing, "Dynamic Power Management Using Machine Learning," Proc. of ICCAD, Nov., 2006.
11. O. Chapelle, B. Scholkopf, and A. Zien, Semi-Supervised Learning, The MIT Press, 2006.
12. J. Silc, B. Robic, and T. Ungerer, Processor Architecture: From Dataflow to Superscalar and Beyond, Springer, 1999.
13. T.D. Burd, and R.W. Brodersen, "Design Issues for Dynamic Voltage Scaling," Proc. of ISLPED, Aug., 2000.
14. Tom Mitchell, Machine Learning, McGraw Hill, 1997.
15. A. Gosavi, Simulation-based Optimization: Parameter Optimization Techniques and Reinforcement Learning, Kluwer Academic, 2003.
16. R.E. Bellman, Dynamic Programming, Princeton University Press, 1957.
17. R J. Williams, and L C. Baird, "Tight performance bounds on greedy policies based on imperfect value functions," Technical Report NUCCS-93-14, Northeastern University, Nov., 1993.
18. IEEE 802.3 Ethernet document. http://www.ieee802.org.
19. Synopsys compiler. http://www.synopsys.com.