Statistical spectra and distortion analysis of time-interleaved sampling bandwidth mismatch

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 7, 2008, Pages 648-652

  Sin, Sai Weng ^a   Chio, U Fat ^a   Seng Pan, U ^b   Martins, R P ^a,c  

^a UNIVERSITY OF MACAU   (Macao)

^b Synopsys Chipidea Microelectronics (Macao) Limited   (Macao)

^c INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

Bandwidth mismatches; Sampled data systems; Time interleaved (TI) analog to digital converter (ADC)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; MATLAB; MODULATORS; SAMPLED DATA CONTROL SYSTEMS; SIGNAL TO NOISE RATIO;

BANDWIDTH MISMATCHES; DISTORTION ANALYSIS; MATLAB SIMULATIONS; SAMPLED DATA SYSTEMS; SIGNAL-TO-NOISE DISTORTION RATIO; STATISTICAL BEHAVIOR; TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS; TIME-INTERLEAVING;

SAMPLING;

EID: 48949103268     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2008.921600     Document Type: Article

References (10)

1. L. Sumanen et al., "A 10-bit 200 MS/s CMOS parallel pipeline A/D converter," in Proc. ESSCIRC, Sep. 2000, pp. 440-443.
2. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 3, pp. 261-271, Mar. 2001.
3. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: [Fundamentals and high-speed waveform digitizers," IEEE Trans. Instrum. Meas., vol. 37, no. 2, pp. 245-251, Jun. 1988.
4. Y. C. Jenq, "Digital-to-analog (D/A) converters with nonuniformly sampled signals," IEEE Trans. Instrum. Meas., vol. 45, no. 1, pp. 56-59, Feb. 1996.
5. S.-P. U, S.-W. Sin, and R. P. Martins, "Exact spectra analysis of sampled signal with jitter-induced nonuniformly holding effects," IEEE Trans. Instrum. Meas., vol. 53, no. 4, pp. 1279-1288, Aug. 2004.
6. T.-H. Tsai, P. J. Hurst, and S. H. Lewis, "Bandwidth mismatch and its correction in time-interleaved analog-to-digital converters," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 10, pp. 1133-1137, Oct. 2006.
7. C. Vogel, D. Draxelmayr, and F. Kuttner, "Compensation of timing mismatches in time-interleaved analog-to-digital converters through transfer characteristics tuning," in Proc. of 2004 Midwest Symp. Circuits Syst., Jul. 2004, vol. 1, pp. I-341-I-344.
8. Z. Liu, M. Furuta, and S. Kawahito, "Simultaneous compensation of RC mismatch and clock skew in time-interleaved S/H circuits," IEICE Trans. Electron., vol. E89-C, no. 6, pp. 710-716, Jun. 2006.
9. Y. C. Jenq, "Direct digital synthesizer with jittered clock," IEEE Trans. Instrum. Meas., vol. 46, no. 3, pp. 653-655, Jun. 1997.
10. S.-W. Sin, S.-P. U, and R. P. Martins, "A 1.2-V 10-bit 60-360 MS/s time-interleaved pipelined ADC in 0.18-μm CMOS with low-voltage demultiplexing and gain-and-offset compensation," IEEE J. Solid-State Circuits, to be published.