Evolutionary multiobjective optimization on a chip

Proceedings of the 2007 IEEE Workshop on Evolvable and Adaptive Hardware, WEAH 2007

Volumn , Issue , 2007, Pages 61-66

  Bonissone, Stefano ^a   Subbu, Raj ^a  

^a GE GLOBAL RESEARCH   (United States)

Author keywords

Evolutionary multiobjective optimization; Evolvable hardware; Field programmable gate array; Neural networks

Indexed keywords

EVOLUTIONARY ALGORITHMS; HARDWARE; MAJORITY LOGIC; OPTIMIZATION;

EVOLUTIONARY MULTI-OBJECTIVE OPTIMIZATION (EMO); EVOLUTIONARY SEARCH; EVOLVABLE HARDWARE (EHW); MULTI-OBJECTIVE OPTIMIZATION (MOP) PROBLEMS; RECONFIGURABLE HARDWARE (RH); SPEED UPS;

MULTIOBJECTIVE OPTIMIZATION;

EID: 48749099192     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WEAH.2007.361714     Document Type: Conference Paper

References (20)

1. R. Subbu and A. C. Sanderson. "Modeling and Convergence Analysis of Distributed Coevolutionary Algorithms", IEEE Transactions on Systems, Man, and Cybernetics (Part-B), 34(2), 2004.
2. R. Subbu and A. C. Sanderson, "Network-Based Distributed Planning using Coevolutionary Agents: Architecture and Evaluation," IEEE Transactions on Systems, Man, and Cybernetics (Part-A), 34(2), 2004.
3. X. Li, T. Jiang, and D. J. Evans, "Medical Image Reconstruction Using a Multi-objective Genetic Local Search Algorithm," International Journal on Computer Mathematics, 74:301-314, 2000.
4. A. Thompson, Hardware Evolution: Automatic design of electronic circuits in reconfigurable hardware by artificial evolution, Distinguished dissertation series, Springer-Verlag, 1998.
5. G. Tufte and P. Haddow, "Prototyping a GA pipeline for complete hardware evolution," In A. Stoica, D. Keymeulen, and J. Lohn, editors, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, IEEE Computer Society, 1999.
6. G. R. Kramer, J. C. Gallagher, and M. Raymer, "On the Relative Efficiencies of *cGA variants for intrinsic Evolvable Hardware: Population, Mutation, and Random Immigrants, Proceedings of the 2004 NASA/DoD Conference on Evolution Hardware, 2004.
7. G. Harik, F. Lobo, and D. Goldberg, "The compact genetic algorithm," IEEE Transactions on Evolutionary Computation, 3(4), 1999.
8. M. So, and A. Wu, "FPGA Implementation of Four-Step Genetic Search Algorithm," Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999.
9. M. Hamid, and S. Marshall, "FPGA Realisation of the Genetic Algorithm for the Design of Grey-Scale Soft Morphological Filters," Proceedings of the International Conference on Visual Information Engineering, 2003.
10. S. Perkins, R. Porter, and N. Harvey, "Everything on the chip: a hardware-based self-contained spatially-structured genetic algorithm for signal processing," In J. Miller, A. Thompson, P. Thomson, and T. Fogarty, editors, Proceedings of the 3rd International Conference on Evolvable Systems: From Biology to Hardware, 2000.
11. S. D. Scott, S. Sharad, and S. Ashok. A hardware engine for genetic algorithms, Technical Report UNL-CSE-97-001, University of Nebraska-Lincoln, 1997.
12. K. Glette and J. Torresen, "A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device," Proceedings of Sixth International Conference on Evolvable Hardware, Springer LNCS 3637, 2005.
13. P. Martin, "A Hardware Implementation of a Genetic Programming System using FPGAs and Handel-C," Genetic Programming and Evolvable Machines, 2(4):317-343, 2001.
14. K. Deb, S. Agrawal, A. Pratap, and T. Meyarivan, A Fast Elitist Non-Dominated Sorting Genetic Algorithm for Multi-Objective Optimization: NSGA-II, KanGAL Technical Report 200001, Indian Institute of Technology, Kanpur, India, 2000.
15. E. Zitzler, M. Laumanns, and L. Thiele, SPEA2: Improving the Strength Pareto Evolutionary Algorithm, Technical Report 103, Computer Engineering and Networks Laboratory, Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, May 2001.
16. J. D. Knowles, and D. W. Corne, "The Pareto Archived Evolution Strategy: A New Baseline Algorithm for Pareto Multiobjective Optimisation," Proceedings of the Congress on Evolutionary Computing, Washington DC, 1999.
17. P. Martin, An Analysis of Random Number Generator for a Hardware Implementation of Genetic Programming using FPGAs and Handel-C, www.celoxica.com/techlib/files/CELW0307171J2F -23.pdf, 2002.
18. J. D. Schaffer, "Multiple Objective Optimization with Vector Evaluated Genetic Algorithms," In Genetic Algorithms and their Applications: Proceedings of the First International Conference on Genetic Algorithms, Lawrence Erlbaum, 1985.
19. Xilinx, Inc. Xilinx Virtex-4 specification sheet, http://direct.xilinx.com/bvdocs/publications/ds112.pdf.
20. R. Subbu, P. Bonissone, N. Eklund, W. Yan, N. Iyer, F. Xue, and R. Shah, "Management of Complex Dynamic Systems based on Model-predictive Multi-objective Optimization," Proceedings of the 2006 IEEE International Conference on Computational Intelligence for Measurement Systems and Applications, 2006.