An execution model for hardware/software compilation and its system-level realization

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 285-292

  Lange, Holger ^a   Koch, Andreas ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE EQUIPMENT;

EXECUTION MODELS; EXPERIMENTAL MEASUREMENTS; FULL SCALES; OPERATING SYSTEMS; REAL HARDWARES; RECONFIGURABLE COMPUTES; RECONFIGURABLE COMPUTING;

APPLICATIONS;

EID: 48149101953     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380661     Document Type: Conference Paper

References (21)

1. Gokhale M., Graham P.S., "Reconfigurable Computing", Springer, 2005
2. Synplicity Inc., "Synplify DSP", http://www.synplicity.com/ products/synplifydsp/index.html, 2007
3. Xilinx Inc., "System Generator for DSP", http://www.xilinx.com/ ise/optional_prod/system_ generator.htm, 2007
4. Gupta S., Gupta R., et al., "SPARK", Kluwer, 2004
5. Najjar W., Böohm W., et al., "From Algorithms to Hardware", IEEE Computer, 08/2005
6. Gokhale M. B., Stone J. M., et al., "Stream-oriented FPGA Computing in the Streams-C High-Level Language", Proc. IEEE Symp. on FCCM, 2000
7. Budiu M., Venkatarami G., et al., "Spatial Computation", Proc. Intl. ACM Conf. on ASPLOS, 2004
8. Callahan T., Hauser J., Wawrzynek J., "The Garp Architecture and C Compiler", IEEE Computer, 04/2000
9. MacMillen D., "Nimble Compiler Environment for Agile Hardware", Storming Media LLC (USA), 2001
10. Kasprzyk N., Koch A., "High-Level-Language Compilation for Reconfigurable Computers", Proc. Intl. Conf. on Reconfigurable Communication-centric SoCs (ReCoSoC), 2005.
11. Balacco S., "Linux in the Embedded Systems Market (Vol.VII)", Venture Development Corp, 2007
12. So H., Tkachenko A., and Brodersen R., "A Unified Hardware/Software Runtime Environment for FPGA-Based Reconfigurable Computers using BORPH", Proc. 16th Int. Conf. on Field Programmable Logic and Applications (FPL), Madrid, 2006
13. Donlin A., Lysaght P., Blodget B., and Troeger G., "A Virtual File System for Dynamically Reconfigurable FPGAs", Proc. 14th Int. Conf. on Field Programmable Logic and Applications (FPL), Antwerp, 2004
14. Nollet V., Coene P., Verkest D., Vernalde S., and Lauwereins R., "Designing an Operating System for a Heterogeneous Reconfigurable SoC", Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS), Nice, 2003
15. IBM, "The CoreConnect Bus Architecture", White Paper, 1999
16. Xilinx, "ML310 User Guide" (UG068), 2005
17. Xilinx, "Embedded System Tools Reference Manual" (UG111), 2006
18. Xilinx, "Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet" (DS083), 2005
19. Tool Interface Standard (TIS) Executable and Linking Format (ELF) Specification Version 1.2, TIS Committee, 1995
20. Lange H., Koch A., "Design and System Level Evaluation of a High Performance Memory System for reconfigurable SoC Platforms", Proc. HiPEAC Workshop on Reconfigurable Computing, Ghent, 2007
21. Müller-Hannemann M., Schnee M., "Finding All Attractive Train Connections by Multi-Criteria Pareto Search", Proc. 4th Workshop on Algorithmic Methods and Models for Optimization of Railways (ATMOS), 11/2004