Execution-time prediction for dynamic streaming applications with task-level parallelism

Proceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007

Volumn , Issue , 2007, Pages 228-235

  Poplavko, Peter ^a,b   Basten, Twan ^b   Van Meerbergen, Jef ^b,c  

^a MAGMA DESIGN AUTOMATION   (United States)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; EMBEDDED SYSTEMS; FAULT TOLERANCE; FORECASTING; MICROPROCESSOR CHIPS; MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIPROCESSING SYSTEMS; QUALITY ASSURANCE; RELIABILITY; SYSTEMS ANALYSIS;

APPROPRIATE TECHNIQUES; CASE STUDIES; DYNAMIC EVALUATIONS; DYNAMIC VARIATIONS; EMBEDDED STREAMING APPLICATIONS; EXECUTION TIMES; HARD PROBLEMS; IMPLEMENTATION PLATFORMS; MULTIPROCESSOR SYSTEMS; NOVEL TECHNIQUES; ON CHIPS; PERIODIC BEHAVIORS; REDUCING ENERGY CONSUMPTIONS; SOFTWARE COMPONENTS; STREAMING APPLICATIONS; TASK DELAYS;

ARCHITECTURAL DESIGN;

EID: 47749145725     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2007.4341473     Document Type: Conference Paper

References (21)

1. www.arm.com
2. N. Bambha, V. Ktanzad, M. Khandelta, S.S. Bhanacharrya, Intermediate Representations for Design Automation of Multiprocessor DSP Systems. In Design Automation for Embedded Systems, vol. 7, 307-323, ,2002.
3. A.C. Bavter, A.B. Montz, L.L. Peterson, Predicting MPEG Execution Times, Proc. of ACM SIGMETRICS'98, pp. 131-140, 1998.
4. M. Bekooij, et al, Predictable Embedded Multiprocessor System Design, In Lecture Notes in Computer Science 3199, pp. 77-91, Springer 2004.
5. S. Chatterjee, A.S. Hadi. Influential Observations, High Leverage Points, and Outliers in Linear Regression. Statistical Science, 1986. pp. 379-416.
6. N. Brady, MPEG-4 Standardized Methods for the Compression of Arbitrarily Shaped Video Objects, IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, no. 8, pp. 1170-1189, 1999.
7. Cradle Technologies, Inc., Multiprocessor DSPs: Next Stage in the Evolution of Media Processing DSPs, white paper, www.cradle.com
8. A. Dasdan, R.K. Gupta. Faster Maximum and Minimum Cycle Algorithms for System-Performance Analysis, IEEE Trans. on CAD of Integrated Circuits and Systems, 17(10): 889-899, 1998.
9. S.V. Gheorghita, T. Basten, H. Corporaal. Profiling Driven Scenario Detection and Prediction for Multimedia Applications. In Proc. IC-SAMOS 2006, pp. 63-70. IEEE CS Press, 2006
10. S.V. Gheorghita, T. Basten, H. Corporaal. Application Scenarios in Streaming-Oriented Embedded System Design. In Proc. SoC 2006, pp. 175-178. IEEE, 2006.
11. [ l l ] R. Lauwereins, M. Engels, M. Ade, J.A. Peperstraete, Grape-II: A System-Level Prototyping Environment for DSP Applications. In IEEE Computer, vol. 28, no. 2, 3543, Feb. 1995.
12. [I21 E.A. Lee, and D.G. Messerschmitt, Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing. In IEEE Transactions on Computers, vol. 36, no. 1, pp. 24-35, 1987.
13. Z. Ma, C. Wong, P. Yang, J. Vounckx, F. Catthoor. Mapping MPEG-4 visual texture decoder efficiently on a heterogeneous multi-processor platform. IEEE Signal Processing Magazine. 22:(3) 65-74, 2005.
14. P. Poplavko, T. Basten, M. Bekooij, J. van Meerbergen, B. Mesman, Task-level Timing Models for Guaranteed Performance in Multiprocessor Networks-on-Chip, Proc. CASES'03, pp. 63-72. ACM 2003.
15. K. Richter, M. Jersak, R. Ernst, A Formal Approach to MP-SoC Performance Verification, IEEE Computer, 36(4): 60-67, 2003.
16. S. Sriram, and S.S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., 2002.
17. M.T.J. Strik, A.H. Timmer, J.L. van Meerbergen, G.J. van Rootselaar, Heterogeneous Multiprocessor for the Management of Real-time Video and Graphics Streams. In IEEE Journal of Solid-State Circuits, vol. 35, no. 11, 1722-1731, 2000.
18. S. Stuijk, T. Basten, M.C.W. Geilen, H. Corporaal. Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs. Proc. DAC 2007, pp. 777-782, ACM 2007.
19. B.D. Theelen, Performance Modeling for System-Level Design PhD. Thesis. Eindhoven Univ. of Technology, Eindhoven, the Netherlands.
20. A. Varma, et al, A Control-Theoretic Approach to Dynamic Voltage Scheduling, Proc. CASES'03, pp. 255-266. ACM 2003.
21. P. Yang, et al, Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems, Proc. ISSS'02, pp. 112-119, ACM 2002.