Streaming consistency: A model for efficient MPSoC design

Proceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007

Volumn , Issue , 2007, Pages 27-34

  Van Den Brand, J W ^a   Bekooij, M ^a  

^a NXP Research

Author keywords

Cache coherency; Memory consistency; MPSoC; NoC; Streaming

Indexed keywords

ARCHITECTURAL DESIGN; ELECTRIC NETWORK TOPOLOGY; FAULT TOLERANCE; MICROPROCESSOR CHIPS; QUALITY ASSURANCE; RELIABILITY; SYSTEMS ANALYSIS;

CACHE COHERENCY; MEMORY CONSISTENCY; MPSOC; NOC; STREAMING;

CACHE MEMORY;

EID: 47749130799     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2007.4341446     Document Type: Conference Paper

References (18)

1. S. Adve et al. Comparison of hardware and software cache coherence schemes. In Proc. Int'l Symposium on Computer Architectures, pages 298-308, May 1991.
2. S. Adve et al. Shared memory consistency models: A tutorial. IEEE Computer, 29(12):66-76, Dec 1996.
3. G. Burns et al. Silicon hive's scalable and modular architecture template for high-performance multi-core systems. In Proc. Int'l Signal Processing Conference and Expo, 2005.
4. D. Culler et al. Parallel Computer Architecture. Morgan Kaufmann, 1999.
5. P. Cumming. Winning the SoC Revolution, chapter The TI OMAP Platform Approach to SoC. Kluwer, 2005.
6. G. De Micheli et al. Networks-on-Chip: Technology and Tools. Elsevier, 2006.
7. K. Denolf et al. Low-power MPEG-4 video encoder design. In Proc. Workshop on Signal Processing Systems Design and Implementation, pages 284-289, 2005.
8. S. Dutta et al. Viper: A multiprocessor SOC for advanced set-top box and digital TVsystems. IEEE Design and Test of Computers, 18:21-31, 2001.
9. O. Gangwal et al. A scalable and flexible data synchronization scheme for embedded hw-sw shared-memory systems. In Int'l Symposium on System Synthesis (ISSS), pages 1-6, Oct 2001.
10. K. Gharachorloo et al. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proc. Int'l Symposium on Computer Architectures, pages 15-26, Jun 1990.
11. K. Gharachorloo et al. Performance evaluation of memory consistency models for shared-memory memory multiprocessors. In Proc. of the Int'l Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 245-257, Apr 1991.
12. J. Hennesy et al. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Francisco, 2nd edition, 2003.
13. F. Hofmann et al. Digital radio mondiale (DRM) digital sound broadcasting in the AM bands. IEEE Trans. on Broadcasting, 49:319-328, 2003.
14. V. Kianzad et al. An architectural level design methodology for embedded face detection. In Int'l Workshop on Hardware/Software Codesign (CODES), pages 136-141, 2005.
15. L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. on Computers, C-28:690-691, Sept 1979.
16. A. Nieuwland et al. C-heap: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. In Proc. Int'l Conference on Hardware Software Codesign (CODES), pages 206-217, Sept 2004.
17. F. Petrot et al. On cache coherency and memory consistency issues in NoC based shared memory multiprocessor SoC architectures. In Proc. Euromicro Conference on Digital System Design (DSD), Aug 2006.
18. M. Rutten et al. Caching techniques for multi-processor streaming architectures. In Workshop on Media and Signal Processors for Embedded Systems and SoCs (MASES), Sept 2004.