Substrate injection characterization in CMOS mixed signal systems on chip

Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007

Volumn , Issue , 2007, Pages 25-28

  Du Roscoat, L Rolland ^a   Hourany, J ^a   Regnauld, V ^a   Gamand, P ^a  

^a NXP SEMICONDUCTORS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CONSUMER PRODUCTS; DIGITAL ARITHMETIC; ELECTRIC CONVERTERS; ELECTRIC SIGNAL SYSTEMS; ELECTRONICS INDUSTRY; EPITAXIAL GROWTH; INTERCONNECTION NETWORKS; MICROELECTRONICS; SIGNAL SYSTEMS; SUBSTRATES;

65NM CMOS TECHNOLOGY; CONSUMER ELECTRONIC PRODUCTS; DESIGN BLOCKS; DIGITAL BLOCKS; MEASUREMENT STRUCTURES; MIXED SIGNALS (MS); MIXED-SIGNAL SYSTEMS; PARASITIC SIGNALS; RF SYSTEMS; SUBSTRATE INJECTION;

CMOS INTEGRATED CIRCUITS;

EID: 47349123207     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RME.2007.4401802     Document Type: Conference Paper

References (4)

1. M. van Heijnigen, M. Badoruglu, S. Donnay, G.G.E. Gielen, H.J. De Man, "Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification", Solid-State Circuits, IEEE, Vol.37, no8, pp1065-1072, 2002.
2. A. Koukab, K. Banerjee, and M. Declerq, "Modeling Techniques and Verification Methodologies for Substrate Coupling Effects in Mixed-Signal System-on-Chip Designs", IEEE transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, no 6, pp 823-836, 1994.
3. S. Hazenboom, T. S. Fiez, and K. Mayaram, "A Comparison of Substrate Noise Coupling in Lightly and Heavily Doped CMOS Processes for 2.4-GHz LNAs", Solid-State Circuits, IEEE, Vol.41, no3, pp 574-587, 2006.
4. O. Valorge, C. Andrei, F. Calmon, J. Verdier, C. Gontrand, and P. Dautriche, "A Simple Way for Substrate Noise Modeling in Mixed-Signal ICs", IEEE Transactions on Circuits and Systems, Vol.53,no10, pp 2167-2177, October 2006.