Deadlock-free adaptive routing in meshes based on cost-effective deadlock avoidance schemes

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2007, Pages

  Xiang, Dong ^a   Zhang, Yueli ^a   Pan, Yi ^b   Wu, Jie ^c  

^a TSINGHUA UNIVERSITY   (China)

^b GEORGIA STATE UNIVERSITY   (United States)

^c Florida Atlantic University   (United States)

Author keywords

Deadlock free adaptive routing; Fault tolerant routing; Mesh; Minimum connected components; Planar adaptive routing

Indexed keywords

ADAPTIVE ALGORITHMS; BOOLEAN FUNCTIONS; COMMUNICATION CHANNELS (INFORMATION THEORY); COST EFFECTIVENESS; NETWORK ROUTING; ROUTING PROTOCOLS; SENSOR NETWORKS;

3 DIMENSIONAL; ADAPTIVE ROUTING; ADAPTIVE ROUTING ALGORITHMS; DEADLOCK AVOIDANCE; FAULT MODELING; FAULT TOLERANT ROUTING; INTERNATIONAL CONFERENCES; PARALLEL PROCESSING; SIMULATION RESULTS; VIRTUAL CHANNELS; VIRTUAL CHANNELS (VC); VIRTUAL NETWORKS;

ROUTING ALGORITHMS;

EID: 47249148056     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2007.30     Document Type: Conference Paper

References (17)

1. F. Allen, et al., "Blue gene: A vision for protein science using a petaflop supercomputer," IBM Systems Journal, vol. 40, pp. 310-327, 2001.
2. R. V. Boppana and S. Chalasani, "Fault-tolerant worm-hole routing algorithms for mesh networks," IEEE Trans. Computers, vol. 44, no. 7, pp. 848-864, 1995.
3. A. A. Chien and J. H. Kim, "Planar adaptive routing: Low-cost adaptive networks for multiprocessors," Journal of ACM, vol. 42, no. 1, pp. 91-123, 1995.
4. W. J. Dally and G. L. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks," IEEE Trans. on Computers, vol. 36, no. 5, pp. 547-553, 1987.
5. J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach, IEEE Press, 1997.
6. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320-1331, 1993.
7. P. T. Gaughan, B. V. Dao, S. Yalamanchili, and D. E. Schimmel, "Distributed, deadlock-free routing in faulty, pipelined, direct interconnection networks," IEEE Trans. Computers, vol. 45, no. 6, pp. 651-665, 1996.
8. M. E. Gomez, N. A. Nordbotten, J. Flich, P. Lopez, A. Robles, J. Duato, T. Skeie, and O. Lysne, "A routing methodology for achieving fault tolerance in direct networks," IEEE Trans. on Computers, vol. 55, no. 4, pp. 400-415, 2006.
9. Z. Jiang, J. Wu, and D. Wang, "A new fault information model for fault-tolerant adaptive and minimal routing in 3-D meshes," Proc. of 34th Int. Conference on Parallel Processing, pp. 500-507, 2005.
10. D. H. Linder and J. C. Harden, "An adaptive and fault-tolerant wormhole routing strategy for k-ary n-cube," IEEE Trans. Computers, Vol. 40, no. 1, pp. 2-12, 1991.
11. X. Liu, S. Zhang, and T. J. Li, "A cost-effective load balanced adaptive routing scheme for mesh-connected networks," Proc. of 8th Int. Symp. on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pp. 532-538, 2000.
12. A. Mejia, J. Flich, J. Duato, S. Reinemo, and T. Skeie, "Segment-based routing: An efficient routing algorithm for meshes and tori," Proc. of IEEE Int. Symp. on Parallel and Distributed Processing, 2006.
13. S. S. Mukerhjee, R. Bannon, S. Lang, and A. Spink, "The Alpha 21364 network architecture," IEEE Micro, vol. 22, pp. 26-35, 2002.
14. V. Puente, J. A. Gregorio, F. Vallejo, and R. Beivide, "Immunet: A cheap and robust fault-tolerant packet routing mechanism," Proc. of ACM/IEEE Int. Symp. on Computer Architecture, pp. 198-209, 2004.
15. D. Wang, "A rectilinear-monotone polygonal fault block model for fault-tolerant minimal routing in mesh," IEEE Trans. Computers, vol. 52, no. 3, pp. 310-320, 2003.
16. J. Wu, "A fault-tolerant adaptive and minimal routing approach in n-dimensional meshes," Proc. of IEEE Int. Conf. Parallel Processing, pp. 431-438, Aug. 2000.
17. D. Xiang, J. G. Sun, J. Wu, and K. Thulasiraman, "Fault-tolerant routing in meshes/tori using planarly constructed fault blocks," Proc. of 34th Int. Conference on Parallel Processing, pp. 577-584, 2005.