Customizing CPU instructions for embedded vision systems

CAMPS 2006 - International Workshop on Computer Architecture for Machine Perception and Sensing, Conference Proceedings

Volumn , Issue , 2006, Pages 59-64

  Piskorskí, Stéphane ^a   Lacassagne, Lionel ^a   Bouaziz, Samir ^a   Etiemble, Daniel ^a  

^a UNIVERSITÉ PARIS SACLAY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC; EMBEDDED SYSTEMS;

ARCHITECTURE OPTIMIZATION; EMBEDDED VISIONS; FLOATING POINT INSTRUCTION; IMAGE STABILIZATION; OPTICAL FLOW COMPUTATION; SALIENT POINTS; TENSILICA; TWO PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 46849104081     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CAMP.2007.4350352     Document Type: Conference Paper

References (16)

1. R.P. Brent, H.T. Kung, "A Regular Layout for Parallel Adders", IEEE Transacton of computer, vol 31,3, pp 260-264, 1982.
2. K. Diefendorff, P.K. Dubeyn R. Hochsprung, H. Scales, "Altivec extension to PowerPC accelerates media processing", IEEE Micro, March-April 2000.
3. D. Etiemble, L. Lacassagne, "16-bit FP sub-word parallelism to facilitate compiler vectorization and improve performance of image and media processing", in Proceedings ICPP 2004, Montreal, Canada.
4. F. Fang, Tsuhan Chen, Rob A. Rutenbar, "Lightweight Floating-Point Arithmetic: Case Study of Inverse Discrete Cosine Transform" in EURASIP Journal on Signal Processing, Special Issue on Applied Implementation of DSP and Communication Systems.
5. J. Harris, M. Stephens, "A combined corner and edge detector", 4th ALVEY Vision Conference, pages 147-151,1998.
6. P. M. Kogge, H. Stone, "A Parallel Algorithm for the efficient solution of a general class of recurrence equations", IEEE Transactions on computers, Vol 22, 8, pp786-793, 1973.
7. G. Kolli, "Using Fixed-Point Instead of Floating-point for Better 3D Performance", Intel Optimizing Center, http://www.devx.com/Intel/article/ 16478
8. L. Lacassagne, D. Etiemble, "16-bit floating-point instructions for embedded multimedia applications", in IEEE CAMP 2005, Palermo, Italy.
9. C. Lee, M. Potkonjak, W.H. Mongione-Smith, "Mediabench: a tool for evaluating and synthetising multimedia and communication systems", Proceeding Micro-30 conference, Research Triangle Park, NC, December 1995.
10. W.R. Mark, R.S.Glanville, K. Akeley and M.J. Kilgard, "Cg: A system for programming graphics hardware in a C-like language.
11. D. Menard, D. Chillet, F. Charot and O. Sentieys, "Automatic Floating-point to Fixed-point Conversion for DSP Code Generation", in International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2002).
12. IRISA Movi group: http://www.irisa.fr/texmex/base_images/index.html
13. OpenEXR, http://www.openexr.org/details.html
14. A. Said and W. A. Pearlman, 'A New Fast and Efficient Image Codec Based on Set Partitioning in Hierarchical Trees", IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, pp. 243 250, June 1996.
15. M. Unser, "Spline, A perfect fit for signal and image processing" in IEEE Signal Processing Magazine November 99, pp 22-38.
16. T.R. Hafhill "Tensilica tackles bottleneck, in Microprocessor Report, May 31, 2004