Efficient parallelization of H.264 decoding with macro block level scheduling

Proceedings of the 2007 IEEE International Conference on Multimedia and Expo, ICME 2007

Volumn , Issue , 2007, Pages 1874-1877

  Chong, Jike ^a   Satish, Nadathur ^a   Catanzaro, Bryan ^a   Ravindran, Kaushik ^a   Keutzer, Kurt ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; PARALLEL PROCESSING SYSTEMS;

COMPILE TIME SCHEDULING; DYNAMIC SCHEDULING; MANY-CORE PROCESSORS; PARALLEL EXECUTIONS; PARALLELIZATION TECHNIQUES; PRECEDENCE CONSTRAINTS; SCHEDULING TECHNIQUES; TWO-STEP APPROACH;

SCHEDULING;

EID: 46449117417     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icme.2007.4285040     Document Type: Conference Paper

References (13)

1. M. T. Bohr, "Intel's silicon r&d pipeline," 2006.
2. K. Asanovic, K. Keutzer, D. A. Patterson, and et al, "The landscape of parallel computing research: A view from berkeley," Tech. Rep. UCB/EECS-2006-183, EECS Department, University of California, Berkeley, December 18 2006.
3. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kauffman, 4th ed., 2007.
4. G. C. Sih and E. A. Lee, "A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures," IEEE Trans. Parallel Distrib. Syst.. vol. 4, no. 2, pp. 175-187, 1993.
5. T. Yang, Scheduling and Code Generation for Parallel Architectures. PhD thesis, New Brunswick, NJ 08904, May 93.
6. N. Satish, K. Ravindran, and K. Keutzer, "A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors," in DATE, 2007.
7. S. Ha and E. A. Lee, "Compile-time scheduling of dynamic constructs in dataflow program graphs," IEEE Trans. Comput., vol. 46, no. 7, pp. 768-778, 1997.
8. R. D. Blumofe, C. F. Joerg, B. C. Kuszmaul, C. E. Leiserson, K. H. Randall, and Y. Zhou, "Cilk: An efficient multithreaded runtime system," Journal of Parallel and Distributed Computing, vol. 37, no. 1, pp. 55-69, 1996.
9. I. Y. Lee, I.-H. Park, D.-W. Lee, and K.-Y. Choi, "Implementation of the h.264/avc decoder using the nios ii processor," Altera Design Contest Papers, pp. 67-73, 2005.
10. E. van der Toi, E. Jaspers, and R. Gelderblom, "Mapping of h.264 decoding on a multiprocessor architecture," Image and Video Communications and Processing 2003. pp. 707-718, May 2003.
11. M. Fiedler, "Implementation of a basic h.264/avc decoder," Seminar Paper. June 1 2004.
12. W. Li, E. Li, C. Dulong, Y.-K. Chen, T. Wang, and Y. Zhang, "Work-load characterization of a parallel video mining application on a 16-way shared-memory multiprocessor system," 2006IISWC, pp. 7-16, October 2006.
13. R. Ramanathan, "Extending the world's most popular processor architecture," Intel Architecture White Paper, 2007.