Image processing vision system implementing a smart sensor

Conference Record - IEEE Instrumentation and Measurement Technology Conference

Volumn 1, Issue , 2004, Pages 445-450

  Elouardi, A ^a   Bouaziz, S ^a   Dupret, A ^a   Klein, J O ^a   Reynaud, R ^a  

^a UNIVERSITÉ PARIS SACLAY   (France)

Author keywords

CMOS APS Sensors; Image processing; Retina; System on Chip

Indexed keywords

ALGORITHMS; BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; ENERGY UTILIZATION; FEATURE EXTRACTION; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE SEGMENTATION; MICROPROCESSOR CHIPS; OPERATIONAL AMPLIFIERS; PARAMETRIC AMPLIFIERS; VLSI CIRCUITS;

CMOS/APS SENSORS; RETINA; SINGLE INSTRUCTION MULTIPLE DATA (SIMD); SYSTEM ON CHIP;

IMAGE SENSORS;

EID: 4644311053     PISSN: 10915281     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. A. Moini, "Vision chips or seeing silicon", Technical Report, Centre for High Performance Integrated Technologies and Systems, The University of Adelaide, March 1997. Kluwer Academic Publishers, ed. I. 0-7923-8664-7, 2000.
2. A. Elouardi, S. Bouaziz, R. Reynaud "Evaluation of an artificial CMOS retina sensor for tracking systems" Pro. of IEEE IV'2002, Versailles, France.
3. R. Burns, C. Thomas, P. Thomas, R. Hornsey "Pixel-parallel CMOS active pixel sensor for fast objects location" SPIE International Symposium on Optical Science and Technology, 3 - 8 Aug. 2003, San Diego, CA USA.
4. Abbas El Gamal, and al, "Pixel level processing Why, what and how?" SPIE Vol.3650, 1999, pp. 2-13.
5. Y. Ni, J.H Guan "A 256×256-pixel Smart CMOS Image Sensor for Line based Stereo Vision Applications", IEEE, J. of Solid State Circuits, Vol. 35 No. 7, Juillet 2000, pp. 1055-1061.
6. P. Dudek "A programmable focal-plane analogue processor array" Ph.D. thesis, University of Manchester Institute of Science and Technology (UMIST), May 2000.
7. P. Dudek, J. Hicks "A CMOS General-Purpose Sample-Data Analogue Microprocessor" Pro. of the 2000 IEEE Internnational Symposium on Circuits and Systems. Geneva, Suisse.
8. Miguel Arias-Estrada. "A Real-time FPGA Architecture for Computer Vision" Journal of Electronic Imaging (SPIE -IS&T),Vol. 10, No. 1, January 2001, pp. 289-296.
9. A. Dupret, J.O Klein, A. Nshare "A programmable vision chip for CNN based algorithms" CNNA 2000, Catania, Italy: IEEE 00TH8509.
10. A. Dupret, J.O Klein, A. Nshare "A DSP-like Analog Processing Unit for Smart Image Sensors", International Journal of Circuit Theory and Applications 2002. 30: p. 595-609.
11. A. Nshare, J.O Klein, A. Dupret "An improved ARAM for PARIS, an original vision chip" CNNA2002, Frankfurt/Main, World Publishing 2002, pp 347-354.
12. Shoji Muramatsu and al., Image Processing Device for Automotive Vision Systems, Pro. of IV'2002, Versailles, France.
13. D.M Gavrila, V.Philomin "Real-Time Object Detection for Smart Vehicles" Pro. of IEEE International Conference on Computer Vision, pp. 87-93, Kerkyra 1999.
14. A. Gentile, J.L. Craz-Rivera and al "Real-Time Image processing on a Focal Plane SIMD Array" IPPS/SPDP Workshops 1999:400-405. San Juan, Puerto Rico, USA.