Inverse modeling with SVMs-based dynamically reconfigurable systems

Conference Record - IEEE Instrumentation and Measurement Technology Conference

Volumn 3, Issue , 2004, Pages 2036-2040

  Boni, A ^a   Pianegiani, F ^a   Petri, D ^a  

^a UNIVERSITY OF TRENTO   (Italy)

Author keywords

Dynamic reconfiguration; Inverse modeling; Support Vector Machines (SVMs); System on Chip (SoC)

Indexed keywords

INPUT OUTPUT PROGRAMS; MATHEMATICAL MODELS; MAXIMUM LIKELIHOOD ESTIMATION; MICROELECTRONICS; MICROPROCESSOR CHIPS; NEURAL NETWORKS;

DYNAMIC RECONFIGURATION; INVERSE MODELING; SUPPORT VECTOR MACHINES (SVMS); SYSTEM ON CHIP (SOC);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 4644307234     PISSN: 10915281     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. B. Scholtopf, A. Smola, Learning with kernels. The MIT Press, 2002.
2. V. Vapnik, Statistical Learning Theory, Wiley, 1998.
3. B. Widrow, Adaptive Signal Processing, Prentice Hall, 1985
4. D. Anguita, S. Ridella, F. Rivieccio, R. Zunino, Hyperparameter Design Criteria for Support Vector Machines, Neurocomputing, Vol. 55, Issues 1-2, pp. 109-134, Sept. 2003.
5. D.J. Sebald, J.A. Bucklew. Support Vector Machine Techniques for Non-linear Equalization, IEEE Trans. on Signal Processing, Vol. 48, No. 11, pp. 3217-3226, 2000.
6. D. Anguita, A. Boni, S. Ridella, A Digital Architecture for Support Vector Machines: theory, algorithm and FPGA implementation, IEEE Trans. on Neural Networks - Special Issue on Hardware Implementations, Vol. 14, No. 5, pp. 993-1009, 2003.
7. C. Bishop, Neural Networks for Pattern Recognition, Clarendon Press, Oxford, 1995.
8. R. Genov, G. Cauwenberghs, Kerneltron: Support Vector Machine in Silicon, IEEE Trans. on Neural Networks, Vol. 14, No. 5, pp. 1426-1434, 2003.
9. D. Mesquita, F. Moraes, J. Palma, L. Moller, N. Calazans, Remote and partial reconfiguration of FPGAs: tools and trends, Proc. Parallel and Distributed Processing Symposium, pp. 177-184, France, Apr. 22-26, 2003.
10. Xilinx Inc., Two Flows for Partial Reconfiguration: Core Based or Small Bit Manipulations, Application Note No. 290, May 2002.
11. D. Anguita, A. Boni, S. Ridella, Digital Kernel Perception, Electronics letters, Vol. 38, n. 10, pp. 445-446, 2002.
12. S. McBader, L. Clementel, A. Sartori, A. Boni, P. Lee, SoftTotem: an FPGA Implementation of the Totem Parallel Processor, Proc. FPL2002, pp. 1084-1087, France, Sept. 2-4, 2002.