Three parameters to find functional decompositions

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 259-264

  Sasao, Tsutomu ^a   Kurimoto, Ken Ichi ^a  

^a KYUSHU INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK FUNCTIONS; FUNCTIONAL DECOMPOSITION; GENERATED FUNCTION; INPUT VARIABLES; RANDOM LOGIC; THREE PARAMETERS;

COMPUTER AIDED DESIGN;

EID: 46249116955     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368627     Document Type: Conference Paper

References (24)

1. R. L. Ashenhurst, "The decomposition of switching functions," In Proceedings of an International Symposium on the Theory of Switching, pp. 74-116, April 1957.
2. V. Bertacco and M. Damiani, "The disjunctive decomposition of logic functions," Proc. ICCAD, pp. 78-82, 1997.
3. S. C. Crist, "Synthesis of combinational logic using decomposition and probability," IEEE Trans. Comput., Vol. C-29, No. 11, pp. 1013-16, Nov. 1980.
4. H. A. Curtis, A New Approach to the Design of Switching Circuits, D. Van Nostrand Co., Princeton, NJ, 1962.
5. E. V. Dubrova, D. M. Miller, J. C. Muzio, "On the relation between disjunctive decomposition and ROBDD variable ordering," 1997 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, PACRIM. 10 Years Networking the Pacific Rim, 1987-1997, pp. 688-691 Vol. 2, 2 Vol. xxiii+1021, 1997.
6. Ting-Ting Hwang, R. M. Owens, M. J. Irwin, and Kuo Hua Wang, "Logic synthesis for field-programmable gate arrays," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., Vol. 13, No. 10, pp. 1280-1287, Oct. 1994
7. Y-T. Lai, M. Pedram, and S. B. K. Vrudhula, "EVBDD-based algorithm for integer linear programming, spectral transformation, and functional decomposition," IEEE Trans. CAD, Vol. 13, No. 8, pp. 959-975, Aug. 1994.
8. Y. Matsunaga, "An exact and efficient algorithm for disjunctive decomposition," SASIMI'98, pp. 44-50, Oct. 1998.
9. S. Minato and G. De Micheli, "Finding all simple disjunctive decompositions using irredundant sum-of-products forms," ICCAD-98, pp. 111-117, Nov. 1998.
10. R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, Logic Synthesis for Field-Programmable Gate Arrays, Kluwer, 1995.
11. M. Rawski, L. Jozwiak, and T. Luba, "Efficient input support selection for sub-functions in functional decomposition based on information relationship measures," Euromicro 1999, Milan, Sept. 1999.
12. J. T. Proudfoot and S. M. Ngwira, "Non-exhaustive method for identification of optimal variable orderings in the decomposition of complex logic functions," IEE Proc., Comput. Digit. Tech., Vol. 142, No. 5, pp. 373-5, Sept. 1995.
13. J. P. Roth and R. M. Karp, "Minimization over Boolean graphs," IBM Journal of Research and Development, pp. 227-238, April 1962.
14. T. Sasao, "FPGA design by generalized functional decomposition," in (Sasao ed.) Logic Synthesis and Optimization, Kluwer Academic Publishers, 1993.
15. T. Sasao and J. T. Butler, "On bi-decompositions of logic functions," ACM/IEEE International Workshop on Logic Synthesis, Tahoe City, California, May 1997.
16. T. Sasao and M. Matsuura, "DECOMPOS: An integrated system for functional decomposition," 1998 International Workshop on Logic Synthesis, Lake Tahoe, June 1998.
17. T. Sasao, Switching Theory for Logic Synthesis, Kluwer Academic Publishers (1999-02).
18. T. Sasao, "Totally undecomposable functions: Applications to efficient multiple-valued decompositions," IEEE International Symposium on Multiple-Valued Logic, pp. 59-65, Freiburg, Germany, May 20-23, 1999.
19. T. Sasao and S. Kajihara, "Functional decompositions using an automatic test pattern generators and a logic simulator," ACM/IEEE International Workshop on Logic Synthesis, Tahoe City, California, June 28-30, 1999.
20. T. Sasao, "Arithmetic ternary decision diagrams and their applications," 4th International Workshop on Applications of the Reed-Muller Expansion in Circuit Design, Victoria, Canada, August, 1999.
21. H. Sawada, T. Suyama, and A. Nagoya, "Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization," ICCAD, pp. 353-359, Nov. 1995.
22. V. Y-S, Shen, A. C. Mckellar, and P. Weiner, "A fast algorithm for the disjunctive decomposition of switching functions," IEEE Trans. Comput., Vol. C-20, No. 3, pp. 304-309, March 1971.
23. W-Z Shen, J-D Huang, and S-M Chao, "Lamda set selection in Roth-Karp decomposition for LUT-based FPGA technology mapping," 32nd Design Automation Conference, pp. 65-69, June 1995.
24. S. Yang, "Logic synthesis and optimization benchmark user guide," Version 3.0, MCNC, Jan. 1991.