An reconfigurable FIR filter design on a partial reconfiguration platform

HUT-ICCE 2006 First International Conference on Communications and Electronics, Proceedings

Volumn PART 1, Issue , 2006, Pages 352-355

  Choi, Chang Seok ^a   Lee, Hanho ^a  

^a Inha University   (South Korea)

Author keywords

Dynamic partial reconfiguration; Modular design; Reconfigurable FIR filter

Indexed keywords

DIGITAL FILTERS; DIGITAL SIGNAL PROCESSING; FILTER BANKS; SIGNAL PROCESSING; WAVE FILTERS;

DYNAMIC PARTIAL RECONFIGURATION; DYNAMICALLY INSERTING; FIR FILTER DESIGN; INTERNATIONAL CONFERENCES; PARTIAL RECONFIGURATION; RE-CONFIGURABLE; RECONFIGURABLE DIGITAL SIGNAL PROCESSING; XILINX VIRTEX;

FIR FILTERS;

EID: 46249101614     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCE.2006.350791     Document Type: Conference Paper

References (9)

1. D. Mesquita, F moraes, J.Palma, L Moller, N. Calazanas, " Remote and Partial Reconfiguration of FPGAs: tools and trends," International Parallel and Distributed Processing Symposium, April 2003
2. A. K. Raghavan, P. Sutton, "JPG-A partial bitstream generation tool support partial reconfiguration in Virtex FPGAs," Proc. Of the international Parallel and Distributed Processing Symposium, 2002
3. Xilinx Inc., "XAPP 290: Two flows for Partial Reconfiguration: Module Based and Difference Based," www.xilinx.com, Sept. 2004.
4. Xilinx Inc., "Development System Reference Guide," www.xilinx.com.
5. Xilinx Inc., "Early Access Partial Reconfiguration User Guide," www.xilinx.com, March 2006.
6. Uwe Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, Springer, 2001.
7. Xilinx Inc., "Virtex configuration architectureadvanced user's guide," Oct. 2004
8. Philippe Brutel, "Managing Partial Dynamic Reconfiguration in Virtex-II Pro FPGAs," Xcell Journal, Xilinx, Fall 2004.
9. Xilinx Inc., "Xilinx University Program Virtex-II Pro Development System Hardware Reference Manual," March 2005.