Multi-bit carry chains for high-performance reconfigurable fabrics

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 275-280

  Frederick, Michael T ^a   Somani, Arun K ^a  

^a IOWA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHAINS; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC; EIGENVALUES AND EIGENFUNCTIONS; FABRICS; FUZZY LOGIC; LOGIC CIRCUITS; LOGIC DESIGN; SWITCHING THEORY;

ADDITIONAL RESOURCES; ARITHMETIC LOGIC; BLOCK SIZES; BOOLEAN OPERATIONS; CONFIGURATION MEMORY; FIELD PROGRAMMABLE LOGIC (FPL); INTERNATIONAL CONFERENCES; MULTI-BIT; NON-LINEAR; RE-CONFIGURABLE; RECONFIGURABLE FABRICS; SPEED-UPS;

CARRY LOGIC;

EID: 46249097191     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311225     Document Type: Conference Paper

References (11)

1. Xilinx, Virtex II Pro User Guide, http://www.xilinx.com.
2. Altera, Altera Stratix II User Guide, http://www.altera.com.
3. R. Zimmermann, "Non-heuristic optimization and synthesis of parallel-prefix adders," in Proceedings of the Int 7 Workshop on Logic and Architecture Synthesis, December 1996.
4. S. Hauck, M. M. Hosler, and T. W. Fry, "High performance carry chains for fpgas," IEEE Transactions on VLSI Systems, vol. 8, no. 2, April 2000.
5. K. Leijten-Nowak and J. L. van Meerbergen, "An fpga architecture with enhanced datapath functionality," in Proceedings of the 11th Int'l Symposium on FPGAs, 2003, pp. 195-204.
6. K. Keutzer, S. Malik, and A. Saldanha, "Is redundancy necessary to reduce delay?" IEEE Transactions On Computer-Aided Design, vol. 10, no. 4, pp. 421-435, April 1991.
7. B. Parhami, Computer Arithmetic: Algorithms and Hardware Design. Morgan Kauffman, 2000.
8. A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Hutchings, "A reconfigurable arithmetic array for multimedia applications," in Proceedings of the 7th Int 7 symposium on Field programmable gate arrays, 1999, pp. 135-143.
9. J. R. Hauser and J. Wawrzynek, "Garp: a mips processor with a reconfigurable coprocessor," in Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, April 1997, pp. 12-21.
10. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao, "The chimaera reconfigurable functional unit," IEEE Transactions On VLSI Systems, vol. 12, no. 2, pp. 1063-8210, February 2004.
11. R. Razdan and M. D. Smith, "A high-performance microarchitecture with hardware-programmable functional units," in Proceedings of the 27th Int'l symposium on Microarchitecture, 1994, pp. 172-180.