Verification through the principle of least astonishment

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 860-867

  Isaksen, Beth ^a   Bertacco, Valeria ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC ASSESSMENT; CHALLENGING TASK; CLOSED LOOPS; COMPUTER-AIDED DESIGN; DIGITAL DESIGNS; EXPERIMENTAL RESULTS; INTERNATIONAL CONFERENCES; LOGIC SIMULATIONS; PROPERTY (S); RANDOM SIMULATION; VERIFICATION ENGINEERS; VERIFICATION METHODOLOGY; WIDE-RANGE;

DESIGN; GRAPHIC METHODS; SPECIFICATIONS;

TRACE ANALYSIS;

EID: 46149113481     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320090     Document Type: Conference Paper

References (13)

1. G. Ammons, R. Bodik, and J. R. Larus. Mining specifications. In Symposium on Principles of Programming Languages, pages 4-16, 2002.
2. T. Arts and L.-A. Fredlund. Trace analysis of erlang programs. In ACM Sigplan Notices, pages 18-24, 2002.
3. S. Bensalem, Y. Lakhnech, and H. Sadi. Powerful techniques for the automatic generation of invariants. In Proceedings of the 8th International Conference on Computer Aided Verification, pages 323-335, Aug. 1996.
4. B. Bentley and R. Gray. Validating the Intel Pentium 4 Microprocessor. Intel Technology Journal, pages 1-8, 2001.
5. D. S. Brahme, S. Cox, J. Gallo, W. Grundmann, G. N. Ip, W. Paulsen, J. L. Pierce, J. Rose, D. Shea, and K. Whiting. The transaction-based verification methodology. Technical report, Cadence Design Systems, Inc., Aug. 2000. Technical Report No. CDNL-TR-2000-0825.
6. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, 1992.
7. D. Engler, D. Y. Chen, S. Hallem, A. Chou, and B. Chelf. Bugs as deviant behavior: a general approach to inferring errors in systems code. In SOSP '01: Proceedings of the eighteenth ACM symposium on Operating systems principles, pages 57-72, New York, NY, USA, 2001. ACM Press,
8. M. D. Ernst. Verification for legacy programs. In Verified Tools: Theories, Tools, Experiments, Zürich, Switzerland, October 10-13, 2005.
9. G. Fey and R. Drechsler. Improving simulation-based verification by means of formal methods. In ASPDAC, Proceedings of the Asia South Pacific Design Automation Conference, pages 640-643, Jan. 2004.
10. S. Hangal, N. Chandra, S, Narayanan, and S. Chakravorty. Iodine: a tool to automatically infer dynamic invariants for hardware designs. In DAG '05: Proceedings of the 42nd annual conference on Design automation, pages 775-778, New York, NY, USA, 2005. ACM Press.
11. http://www.opencores.org.
12. T. Schubert. High-level formal verification of next-generation microprocessors. In Proc. DAG, pages 1-6, June 2003.
13. J. Yang and D. Evans. Automatically inferring temporal properties for program evolution. In Proceedings of the 15th International Symposium, on Software Reliability Engineering (ISSRE'04), pages 340-351, Nov. 2004.